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This dissertation presents novel Harmonic Rejection (HR) Mixer ar-
chitectures to obtain a high level of harmonic rejection. This is achieved by
reducing the sensitivity to mismatches in devices operating at high frequencies.
Consequently, the HR performance for this mixer architecture is primarily de-
termined by resistor and capacitor matching at low intermediate frequencies
(IF). Since large resistor areas can be used at relatively less power penalty in
the low frequency IF section, superior HR performance is realized. A design
fabricated in 110 nm CMOS process, rejects up to the first 14 local oscilla-
tor (LO) harmonics and achieves 3rd, 5th and 7th HR ratios in excess of 52,
54 and 55 dB respectively, without any calibration or trimming. This mixer
architecture also rejects flicker noise, has improved image rejection (IR) and
second-order input-intercept-point (IIP2) performance. By using a clock N
viii
times the desired LO frequency, this scheme rejects the (N − 1)th LO har-
monic only by an amount of 20log(N − 1) dB. A new technique is presented
that enables better HR for the (N − 1)th harmonic while preserving the level
of rejection for other harmonics. This mixer fabricated in 55 nm standard
CMOS process has a programmable number of 8, 10, 12 or 14 mixer phases
and achieves an improvement of 29 dB for the (N−1)th harmonic while achiev-
ing 52 dB of rejection for the 3rd harmonic. It also rejects flicker noise and
has an IIP2 performance of 68 dBm. The mixers presented in this disserta-
tion set the state-of-the-art in HR performance for single-stage mixers with
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Wideband Receivers have gained increased attention from the industry
and academia in the last five years. This has been fueled by the explosive
consumer demand for flat-screen televisions across the world. Receiver archi-
tectures used in older TVs have implementations that are expensive, consume
high power and require a large number of discrete components. The new
consumer demand has driven the need to find low-cost solutions for a wide-
band receiver front-end without compromising the performance. This thesis
addresses the main challenges in realizing a low-cost solution for a wideband
receiver, focusing on the analog front end.
Section 1.1 presents an overview of the terrestrial and cable TV sys-
tems used in the different regions of the world. In section 1.2, a conventional
receiver architecture is presented. Section 1.3 discusses the reason for the use
of square-wave mixers for frequency translation in traditional CMOS receivers.
The problem of harmonic rejection in a conventional receiver architecture is
discussed in section 1.4. Section 1.5 discuses the existing approaches to ad-
dress the harmonic rejection problem and in section 1.8, an overview of this
dissertation’s organization is presented.
1
Figure 1.1: US Terrestrial TV Frequency Plan
1.1 A Wideband System: Television
Television is a wideband system with the carrier frequencies ranging
from 50 MHz to 1 GHz. There are two broad classes of application for a
TV receiver: 1) Terrestrial Television 2) Cable Television. Each of the two
can further be classified into analog and digital modes based on the type of
modulation used. Specifications come from different institutions in different
geographical regions and most often are outdated by de-facto standard re-
quirements. This is especially true in the case of analog TV for which a well
established tradition of design and testing exists.
1.1.1 Terrestrial TV
The digital terrestrial transmissions in the US, Europe and Japan follow
ATSC (Advanced Television Systems Committee) [11], ISDB (Integrated Ser-
vices Digital Broadcasting) and DVB (Digital Video Broadcasting) standards.
In the US, the RF spectrum from 54-88 MHz, 174-216 MHz and 470-806 MHz
is used for transmission (1.1). The bands 54-88 MHz and 174-216 MHz are
called the VHF (Very High Frequency) bands and 470-806 MHz is called UHF
band (Ultra High Frequency). ATSC specifies a channel bandwidth of 6 MHz
2
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Table 1.1: Digital Terrestrial Standards in the world
and uses 8-VSB modulation. The frequency plan for US is shown in shown in
Fig. 1.1. Of the digital TV standards, ATSC imposes the toughest interferer
profile peaking at 57 dBc for signal located 6 channels away from the desired
channel [11].
Europe uses the DVB system. DVB is a family of video broadcast
formats that encompasses terrestrial (DVB-T, T2), handheld (DVB-H), cable
(DVB-C, C2) and satellite (DVB-S, S2, SH) [12]. DVB tuner specifications are
mostly set by MBRAI [13, 14]. For terrestrial television, the frequencies from
174-230 MHz and 470-862 MHz are used. The channel bandwidth can be 6, 7
or 8 MHz. Orthogonal frequency division multiplexing (OFDM) with QPSK
or 16/64 QAM is used as modulation. The digital terrestrial TV systems for
different geographical regions in the world are summarized in Table 1.1.
Even though analog TV transmission has been phased out here, there
are regions in the world that still use analog transmissions. Analog TV has


















Figure 1.2: An example TV Spectrum [1].
An example signal profile at the input of a terrestrial TV [1] antenna is shown
in Fig. 1.2. In addition to the TV signals shown in this figure, there can be
out-of-band interferers at the antenna due to FM broadcast towers (76-108
MHz), mobile communications transmitters (850 MHz, 900 MHz, 1800 MHz,
1900 MHz and 2100 MHz), Bluetooth and WiFi (2.4 GHz) as shown in Fig.
1.3. These add further challenges to the design of a wideband receivers. While
it is conceivable that these out-of-band interferers can be removed by using
notch filters at the specific interferer frequency, this adds significantly to the
system cost as there are several out-of-band interferers present. Performance
is also degraded because the insertion loss of these filters worsens the noise
figure of the receiver.
1.1.2 Cable TV
In contrast to terrestrial, the input spectrum for cable TV is continu-



















Figure 1.3: Signals present at the antenna of a TV.

















Figure 1.5: An example cable TV Spectrum [1].
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Country USA Japan Europe








Modulation 64/256-QAM 64 QAM 16/32/64/128/256
QAM
Table 1.2: Cable TV Summary
in Fig. 1.4). The blocking profile is less demanding than ATSC with analog
and digital interferers +18 and +15 dBc respectively for 64 QAM scheme.
However very large number of channels populate the cable spectrum leading
to tough linearity requirements. An example signal profile at the F-connector
for cable TV is shown in Fig. 1.5.
Cable transmission operates on 6 MHz channel bandwidths in the US
and Japan and uses QAM [17–20]. Europe uses DVB-C with 8 MHz channel
bandwidths. 16/32/64/128/256 QAM is used here [12]. A high SNR of 33
dB is needed for 256 QAM. The US and Japan follow the openCable [19] and
ISDB-C systems. The worldwide cable TV systems are summarized in Table
1.2.
1.2 Typical Receiver Architecture
In a typical receiver (Fig. 1.6), the wideband signal from the antenna

























Figure 1.6: A typical receiver architecture.
cation though a low noise amplifier (LNA), the wanted RF signal is frequency
translated to a lower intermediate-frequency (IF) by a quadrature mixer. The
low-frequency IF signal is further filtered, amplified and digitized. Frequency
translation to a lower frequency reduces the power consumed in the selec-
tive amplification of the wanted signal. Digitization enables the use of more
complicated signal processing algorithms to efficiently demodulate and recover
the message signal. This is particularly true in the light of the advances in
CMOS technology where implementing signal processing functions digitally is
less expensive and consumes lower power. Hence, frequency translation is an
important step in the processing of the wanted signal.
Frequency translation is accomplished simply by multiplying the RF
signal with a square-wave between ±1 at a frequency of the local oscillator
(LO) as shown in Fig. 1.6. Quadrature outputs, I(t) and Q(t), that have a
phase shift of 90o between them, are obtained by multiplying the RF signal
7
with time-shifted LO signals as shown. A quadrature mixer is used as it helps
reduce corruption of desired signal from interferers at the image frequency [21].
1.3 Why Square-Wave mixers?
While it is certainly conceivable to accomplish frequency translation
through multiplication with quadrature sinusoids, it is typically not done in
modern CMOS processes. In the past, analog multipliers in bipolar tran-
sistor technology have been built using the trans-linear principle [22]. Such
multipliers are noisy and unsuitable for meeting the stringent dynamic range
requirement of TV receivers. Secondly, CMOS technology offers good ON-
OFF switches. Multiplying by a square wave could simply mean commutating
the RF signal between the positive and negative sides of a differential output.
This is a function that is easily accomplished through a simple differential
pair (active mixer) [23,24] or a set of 4 hard driven transistors (passive mixer)
[25–28]. Since only commutation is involved, the circuit noise in the mixing
operation is small compared to analog multipliers.
1.4 The Problem of LO Harmonic Rejection
For a wideband receiver, the harmonics of the square-wave LO, trans-
late unwanted signals around the LO harmonics to the same IF frequency as
is shown in Fig. 1.7. ATSC specifies that an interferer 6 channels away can
be 57dB stronger than the desired signal while an SNR of 15 dB needs to be


























Figure 1.7: The LO harmonics problem in a wideband receiver.
9
is around an LO harmonic. But since there is no reason as to why an interferer
cannot be present at the LO harmonic, we can deduce a harmonic rejection
requirement from the aforementioned test. This tells us that the LO harmonic
rejection of 72 dB (= 52 + 15 dB) is needed. While there is no documented
specification for analog terrestrial TV, the traditional testing of TVs suggests
that a harmonic rejection in excess of 70 dB is also needed here.
1.5 An Overview of Existing Solutions
Earlier solutions to this problem used tuned pre-mixer passive filters
implemented using discrete components to remove undesired signals around
the significant LO harmonics. However, these solutions are bulky, costly and
unsuitable for a low-cost integrated circuit realization. Later, in an effort to
solve the LO harmonics problem, up-down dual conversion approaches have
been proposed [1,2,29,30]. But these approaches do not offer a true integrated
solution as an external SAW filter is required. Besides, this dual conversion ap-
proach needs additional mixers and synthesizers, which result in higher power
consumption. In the last decade, single conversion receivers based on harmonic
rejection mixers (HRMs) have gained increasing popularity[7, 31–33]. While
HRMs offer improved performance over conventional square-wave LO mixers,
their HR performance is limited to about 30-40 dB [5, 34]. A mixer capable
of high HR ratios is needed to relax the requirements on pre-mixer RF filters,
which are expensive and bulky. Achievement of high HR ratios in the mixer
implies that the pre-mixer RF filters can be built from components available
10
in a typical CMOS process. High HR ratios in the mixer are thus, crucial for
integrated TV tuner solutions. While there have been techniques proposed to
achieve improved rejection of the 3rd and 5th harmonics using two-stage mix-
ing [6] and calibration [7, 10], there has not been much work published that
achieves improved harmonic rejection for higher order harmonics. For televi-
sion, the frequencies of the input signals can span over a 17X range (48-860
MHz). Higher order harmonics other than the third or the fifth, fall in-band
for several TV channels. Hence, there has been a need for techniques that not
only gives better HR ratios for 3rd and 5th, but also for higher order harmonics.
Furthermore, at high LO frequencies, the ratio (N) between the max-
imum clock frequency available in a receiver to the desired LO frequency can
be a small integer (typically less than 10). When N is 4, the un-rejected har-
monic is the (N − 1)th or the 3rd harmonic. Its rejection is only 20log(N − 1)
or about 10 dB. The un-rejected harmonic can down-convert out-of-band in-
terferers and corrupt the desired signal in the TV band as shown in Fig. 1.7b.
Given that there are several out-of-band interferers in the RF spectrum and
the trend towards reduced pre-mixer filtering to lower cost, it is desirable that
a rejection higher than 20log(N−1) dB is available for the (N−1)th harmonic.
1.6 Thesis Statement
Clock-gated harmonic rejection mixers have a reduced sensitivity to
mismatches in devices operating at high frequencies and thus, achieve a higher
level of harmonic rejection performance.
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1.7 Original Contributions
In this thesis, new harmonic rejection mixer architectures are presented
to address many issues raised in section 1.5. Following are original contribu-
tions.
• A generalized N−phase HR mixing technique is presented that has sig-
nificantly reduced sensitivity to mismatches in devices operating at high
frequencies. HR performance for this technique is primarily determined
by resistor and capacitor matching at low frequencies. This enables
superior HR performance as large resistor areas can be used at low fre-
quencies without any power penalty. This technique has been verified
by measured results on silicon fabricated in 110 nm CMOS process.
• For this N−phase mixing technique, conversions gains and relative phase
for all frequency translations have this reduced sensitivity to mismatches
in devices operating at high frequencies. Since the fundamental and the
DC component of the effective multiplying waveform have this reduced
sensitivity, superior IR and IIP2 performance are realized respectively. A
detailed discussion on IR and IIP2 performance benefits for this mixing
technique is presented.
• A technique to cancel flicker noise of the transistors in the switching pair
in active HR mixers is described.
• The N−phase mixing technique rejects the (N − 1)th harmonic only by
an amount of 20log(N−1) dB. A new HR mixing technique is presented
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that achieves additional rejection of the previously un-rejected (N −1)th
harmonic while preserving the level of rejection for the other harmonics.
This technique has been verified by measurements done on an integrated
circuit fabricated in 55 nm CMOS process.
• While the published literature has focused only on a 8-phase mixer and
the rejection of the third and fifth LO harmonics, this work achieves
higher HR performance on higher order harmonics as well. In this dis-
sertation, we present a configurable 16,12,8 and 6 phase HRM rejecting
up to the first 14 harmonics using the first technique and a mixer with
configurable 14, 12 10 and 8 rejecting up to the first 12 harmonics using
the second technique.
• A theoretical analysis of the key performance parameters of gain, noise
figure (NF), third-order input-intercept-point (IIP3), IIP2 and HR for
the new HR mixer topologies is presented.
1.8 Thesis Organization
The rest of the thesis is organized as follows:
Chapter 2 discusses the existing architectural and circuit level solutions
to address the harmonic rejection problem of a wideband receiver. An overview
of the HRM concept [4], its generalization to N phases and trade-offs involved
in its implementation are discussed in greater detail. The current state-of-the-
art is described and merits and demerits of the recent advances are identified.
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Chapter 3 elaborates on the technique presented in [35,36], which over-
comes a key limitation caused by phase errors in the current state-of-the-art in
achieving a higher level of HR performance. The design of the mixer using this
technique with a programable number of 16, 12, 8 or 6 mixer phases and fab-
ricated in 110 nm CMOS process is discussed in greater detail. The measured
harmonic rejection ratio is in excess of 52 dB for all rejected harmonics, while
also canceling flicker noise and achieving a higher IIP2 performance. The key
performance parameters for the mixer including gain, noise figure, IIP2, IIP3
and HR ratios are also discussed.
Chapter 4 elaborates on the enhanced technique presented in [36, 37],
to achieve a higher level of rejection for the (N − 1)th LO harmonic without
compromising the level of rejection for other harmonics. The design of the
mixer using this technique with a programmable number of 14, 12, 10 or
8 mixer phases and fabricated in 55 nm CMOS process is presented. This
mixer achieves an improvement of 29 dB for the (N − 1)th LO harmonic while
achieving 52 dB of rejection for the 3rd harmonic. A theoretical analysis of
the IIP2 performance and flicker noise cancelation is also presented.
Chapter 5 draws conclusions, summarizes the main contributions of




2.1 Evolution of Architectures in Wideband Receivers
This section gives an overview of the conventional architectures that
have been used to solve the LO harmonic rejection problem.
2.1.1 Discrete RF filter Based Solutions
This was one of the earliest architectures used in television. It is also
called an MOPLL solution (MOPLL standing for Mixer, Oscillator and PLL),
since the integrated circuit used in this approach incorporated only these func-
tions. The rest of the components (RF filter, low noise amplifier and surface
acoustic wave (SAW) filter) were implemented using discrete components. In





Figure 2.1: Discrete RF Filter Based Solution
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Figure 2.2: An MOPLL Board
ponent filter. The filter is tunable across a particular terrestrial TV band.
A three-band solution is typically used to cover the terrestrial TV bands of
VHF-L (54-88 MHz), VHF-H (174-216 MHz) and UHF (470-806 MHz). The
tunable filter is typically realized either using a cascade of a second-order LC
bandpass filter and a fourth-order filter using coupled resonators. The mixer
used in this approach is non-quadrature square-wave mixer. It has poor third
harmonic rejection (˜ 10 dB) and also suffers from the image problem [21].
Hence, a high-order pre-mixer filter (up to 6) is necessary to remove inter-
ferers around the LO harmonics. The image problem is addressed by having
a tunable notch in the tracking filter at an offset of twice the intermediate
frequency from the desired channel. The IF frequency is 36 or 44 MHz and
channel selection is accomplished through an external SAW filter at the IF
frequency. The tuning of the RF filter is accomplished through high voltage
varactors (typically 30V). The tracking filter is bulky, complex, expensive and
is not amenable to an integrated circuit realization.













Figure 2.3: Up-Down Conversion Based Architecture [2]
several discrete coils (inductors) are used in the realization of tracking filters
for multiple bands. Hand tuning of the coils is used to adjust the values of the
inductors and center the band-pass filters. More recently, a simplified tracking
filter in integrated within the tuner package (but not in the same tuner silicon
die) in [38]. Other more recent implementations can be found in [39,40].
2.1.2 Up-Down Conversion Architecture
This architecture [2,41,42] (shown in Fig. 2.3) solves the LO harmonics
problems by up-converting the desired RF signal to a high IF frequency, IF1.
While [2] uses an IF1 1.12 GHz, [41, 42] use an IF1 of 1.22 GHz. The up-
converted signal is filtered through a SAW filter centered at IF1. Since the
LO signal used in the first up-conversion (LO1) is at a high frequency (e.g. 1.2-
2.1 GHz), the harmonics of LO1 are also at a high frequency. For example, the
3rd harmonic of LO1 ranges can range from 3.6-6 GHz. RF signals frequency
translated by the third harmonic of LO1 that can appear at the output of the
first SAW filter, will have to lie at 3LO1± IF1 GHz. This is out of the desired
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TV band. Square wave mixers with third harmonic rejection of only 10 dB
are used for up/down-conversion. The output of the first SAW is subsequently
down-converted by a second LO signal (LO2) to a standard IF of 36/44 MHz.
There are no interferers present at the output of the first SAW filter around
the harmonics of LO2. So the harmonics of LO2 do not cause spurious down-
conversions. There have been several variations in the implementation of this
architecture. In [29], the second down-conversion is to a zero IF. [30] also
uses an IF1 of 1.22 GHz while targeting OpenCable applications [19], but uses
quadrature mixing for the second down-conversion. An IF1 of 1.892 GHz is
used in [43] to minimize the tuning range on LO1 but it also uses quadrature
mixing for the second down-conversion. In [16], low-IF down-conversion is
used for the second mixing operation while suppressing the image digitally
using a LMS signal de-correlation algorithm. [1] applies this architecture for
meeting the requirements of analog and digital multi-standard television.
Though this architecture solves the LO harmonics problem, its imple-
mentation is costly as it typically needs additional filters. Higher power is
consumed in the generation of the two LO signals. Also, the phase locked
loops used to generate the two LO signals take additional die area. This re-














Figure 2.4: Double Quadrature Downconversion [3]
2.1.3 Double-Quadrature Down-conversion
This approach [3, 38] (Fig. 2.4) uses the fact that for a quadrature
square-wave down-conversion mixer, the LO spectrum has components only at
+LO, −3LO, +5LO and so on. There is no LO spectral energy at +3LO and
−5LO. An RF poly-phase filter [44] is used after low-noise amplification and
band-pass filtering to reject close interferers. The poly-phase filter’s output
is complex and in the complex frequency spectrum, RF signal at +3LO is
rejected while preserving the signal at −3LO. Since the LO spectrum does not
have a component at +3LO, 3rd harmonic rejection is achieved. However, this
technique requires four real mixers with quadrature RF and quadrature LO
signals as its inputs. Ideally the effective LO spectrum has components only
at the 5th,9th,11th. . . harmonics. But gain and phase errors in the quadrature
RF and LO signals can affect the 3rd harmonic rejection.
While this approach enables a higher level of third harmonic rejection
and relaxes the requirements on the pre-mixer filter, the 5th harmonic is not











Figure 2.5: HRM with pre-Mixer RF filters
the relaxed pre-mixer filtering requirements, this architecture is more suitable
for a low-cost integrated circuit realization than the earlier solutions.
2.1.4 HRM with pre-Mixer Filters
In this approach shown in Fig. 2.5, the filtered and amplified RF sig-
nal is multiplied with a quadrature LO signal. LOI and LOQ are stair-case
approximations to a sinusoid. Thus, this LO has less harmonic content than a
square-wave. For an N step approximation to a sine wave, harmonics till the
(N − 1)th are rejected. In a practical implementation however, non-idealities
cause the rejection to be finite. For conventional implementations of this
mixing operation, the 3rd harmonic rejection is in the 30-40 dB range [5, 34].
Analog and Digital TV standards demand an effective LO harmonic rejection
in excess of 70 dB. Hence, this approach still needs a pre-mixer filter to par-
tially remove interferers around the LO harmonics. But compared to earlier
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approaches, the pre-mixer filter requirements are more relaxed. Variant of this
approach for the special case of N = 8 is used in [31,45].
2.2 Trend in Architectural Evolution
At this stage, it is useful to evaluate the trends in the architectural
evolution of receivers for the TV. Broadly speaking, the architectures described
in the earlier section can be categorized into two categories: 1) Dual Conversion
Approaches and 2) Single Conversion Architectures. Dual conversion involves
two mixing operations. The Up-Down Architecture described in section 2.1.2
comes under this category. Single conversion architectures use only one mixing
operation. The desired RF channel is down-converted to a standard IF (36/44
MHz), low-IF or DC in a single step. Architectures described in sections 2.1.1,
2.1.4, 2.1.3 fall into this category. The up-down architecture solves the LO
harmonic rejection problem but is costly and consumes higher power than
the single conversion approaches. While the dual conversion architecture was
popular in the early parts of last decade (years 2000-2005) [2, 29, 30, 41–43],
in more recent years (2007-present) the single conversion architectures have
gained increased traction [5–7,31,35,37,45].
Examining the single conversion approaches reveals an interesting trend
(shown in Fig. 2.6). The tunable RF filter architecture uses a mixer with
poor harmonic rejection (˜10 dB) and needs costly high-order pre-mixer filter.
Double quadrature mixing improves the 3rd harmonic rejection and relaxes the
filtering requirements while lowering the cost. A 16-phase HRM [35, 37] pre-
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Figure 2.6: Trend in Single Conversion Architecture Evolution.
sented in this dissertation further drives the filtering requirements down while
lowering the cost of the overall solution even further. This is consistent with
the drive in the semiconductor industry to reduce costs. This also underscores
the importance of a HRM that is capable of a high level of rejection for all
relevant harmonics in a wideband receiver.
2.3 Harmonic Rejection Mixing
2.3.1 Concept
The key idea in HRM [4] consists of approximating the sine wave by
weighting and adding time-shifted square-waves in order to cancel their third
and fifth harmonic components as explained in Fig. 2.7a. Since the phase shift
between the fundamental components of LO1 and LO2 as well as LO2 and








































Figure 2.7: HRM Concept. (a) Time domain weighting and addition of square
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Figure 8: Circuit Implementation of HRM
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Figure 2.8: Circuit implementation of [4]
0 1 2
N-1
Figure 2.9: An N point approximation to a sinusoid.
their fifth harmonics by five times (225o). This results in their cancellation as
shown. However, their seventh and ninth harmonics do not cancel.
A circuit implementation of this HRM concept is shown in Fig. 2.8.
2.3.2 Generalization of HRM Concept to N phases
The HRM concept can be easily extended to reject more LO harmonics.
Referring to the LOeff waveform in Fig. 2.9, it is intuitive to expect that
a better approximation to a sine wave with more sample points, results in
cancellation of more harmonics. A possible N -point approximation to the sine
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Figure 2.11: Generalized N-phase HRM.
Mathematically, this can be thought of as a sine wave being ideally
sampled at N times its frequency and the output passed through a filter whose
impulse response is a rectangular pulse, or a zero-order-hold (ZOH), as shown
in Fig. 2.10a.
In the frequency domain, the resulting spectrum is series of impulses
at (k ·N ± 1) · LO shaped by the sinc function with zeros at 2k · LO (k being
any integer), as shown in the Fig. 2.10b.
Equivalently, LOeff can be expressed as a weighted sum of time-shifted
square waves as shown in Fig. 2.11a. Since mixing is simply multiplication of
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RF and LO, we write the product IF as
IF (t) = RF (t) · LOeff (t) (2.1)










(ak ·RF (t))LOk(t) (2.3)
An equivalent block diagram of the generalized HRM is shown in Fig.
2.11b.
A circuit representation of the concept is shown in Fig. 2.12. RF




)). RF transconductor currents flow through differential-pairs
switched by time-shifted square waves. The time shift between two adjacent
LO waveforms is proportional to 2π
N
. Note that since the switching pairs steer
RF current to either the positive or negative IF output, the number of RF
transconductor slices is only N
2
. (The other half of the sine wave in the LOeff
waveform is generated through the negative half cycle of the differential LOk
waveform.) While a single balanced implementation is shown in Fig. 2.12 this
concept can be easily extended to a double balanced realization as well.
2.3.3 Gain and Noise Performance
Since the RF transconductor currents are multiplied by time shifted LO
waveforms, they undergo a phase shift prior to summation at the IF output.
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Figure 2.13: Loss of Gain in HRM
This phase shift for the harmonic components is necessary for HR, but for
the fundamental this results in a loss of Gain. Figure 2.13 shows the signals
at IF from different RF transconductor legs in phasor notation. For ease of




resultant of these phasors can be easily shown to be the sum of squares of
the magnitudes of the individual phasors (Figure 2.13). As the magnitude
of each ak is lesser than 1, the magnitude of the resultant is smaller than
a1 + a2 + . . . aN/2−1. Thus, compared to the case when all the transconductor




2 + . . . a
2
N/2−1
a1 + a2 + . . . aN/2−1
(2.4)
From a noise perspective, note that the total output thermal noise
remains the same, irrespective of the number of LO phases (or N) if the total
transconductor current is kept the same. This is because each switching pair
only switches the polarity of the white noise current of the transconductor.
(Effectively multiplying the noise current by +1 or a -1 as it steers the current
to IFp or IFn respectively). Since switching the polarity of a white noise
waveform in time domain every half period of LO cannot change the power
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Table 2.1: Gain and Noise as a function of N
spectrum of the noise current, the PSD of the output noise is independent of
the phase of LO and only proportional to the transconductor current. Since
the thermal noise current in each transconductor, is uncorrelated with others,
the total output noise remains the same irrespective of N.
Table 2.1 shows the Gain and input referred noise for different N com-
pared with a non-HR scheme. As can the seen, this HR mixing technique
trades-off Gain and Noise Figure for the same total current in order to achieve
harmonic rejection.
2.3.4 Trade-off in Harmonic Rejection
Referring to Figure 2.12, in the presence of mismatches the transcon-
ductor currents are no longer in exact proportion to the sine wave samples ak.
Further the switching instant of currents in the differential switching pairs is
affected by the mismatches in the multi-phase LO generation circuitry. This
results in gain and phase errors in the LOeff waveform as shown in Figure
2.14a and 2.14b. In the frequency domain, these gain/phase errors manifest
themselves as LO harmonics, thus degrading the harmonic rejection perfor-





(a) LOeff(t) with Gain/Phase errors
LO (N-1)LO (N+1)LO-(N-1)LO-(N+1)LO -LO
LO Harmonics due to 
gain/phase errors
2LO-2LO
(b) Spectrum of LOeff with Gain/Phase errors
Figure 2.14: Impact of gain/phase errors
The only way to achieve higher harmonic rejection in this mixer, is to re-
duce the standard deviation (σV t) of the mismatches that cause the gain/phase
errors. But since σ =
AV t,β√
WL
, this entails a higher device area. For the RF
transconductors, this results larger input capacitance and lowering of the RF
bandwidth between the LNA and the mixer. In order to reduce the phase er-
rors in multi-phase LO generation, large W/L ratios are needed in the devices
that generate the multi-phase LO. The increased capacitance results in higher
dynamic power dissipation.
Thus, a key limitation of this topology is that higher HR cannot be
achieved without burning power or causing a reduction in the RF bandwidth.
31
Figure 2.15: Architecture of HR Sampling Downconverter [5]
2.4 Recent Advances in HRMs
2.4.1 Discrete-Time HR Mixing
In order to benefit from the short transistor dimensions and superior
integration offered by advances in CMOS technology, discrete-time samplers
have been proposed for frequency translation in receivers [46,47]. These sam-
plers allow for more discrete-time and digital signal processing. However,
when applied to wideband receivers like television or software-defined radios,
these samplers also suffer from folding of interferers around harmonics of the
sampling clock. [5] proposes a discrete-time HR mixing architecture shown
in Fig. 2.15 and discusses its suitability for software-defined radios in [48].
This architecture is intended for DVB-H receivers operating in the 470 to 862
MHz frequency range and for cognitive radio applications in 200 to 900 MHz
band where 3rd and 5th harmonic rejection is a concern. In this architecture,
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Figure 2.16: Switched capacitor core used in [5]
the amplified RF signal drives a passive switched-capacitor core consisting of
three stages. The first stage is an over-sampler, with the sampling frequency
being 8 times the carrier frequency. The second stage consists of discrete-time
quadrature mixers. The third stage is a low-pass IR filter.
The implementation of the switched capacitor core is shown in Fig.
2.16. A unit capacitor used in the ratio of 2:5 implements the sine weights.
Two capacitors, 2C and 5C, enable the implementation of the 5 : 7 : 5 approx-
imation, where C is the unit capacitor. The discrete-time mixing function is
implemented via a systematic combination of the output switches, to trans-
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fer charges from the sampling capacitors to buffer capacitors. In addition to
weighting, the charge sharing between the sampling and buffer capacitors also
implements a low-pass filter.
This technique also suffers from problems similar to that of a conven-
tional HRM. The clock timing mismatches are significant and degrade the HR
performance. The actual values of sine weights differ from ideal due to layout
parasitics and mismatches. This causes gain errors. While being more suit-
able for digital intensive receivers in finer geometry technologies, this technique
only achieves 3rd and 5th harmonic rejection between 32-41 dB.
2.4.2 2-Stage HR Mixing
Ru et al. describe a technique to substantially reduce gain errors in HR
mixers in [6] . The block diagram is shown in Fig. 2.17. The sine-weighting in
this technique happens in two stages. In the first stage, RF transconductors
are weighted in the ratio of 2 : 3 : 2 (approximating the values of a sine
wave at 45, 90 and 135 degree angles). The mixer multiplies the weighted-
currents of RF transconductor with 1/8 duty cycle LO waveforms to generate
multi-phase IF outputs. These multi-phase outputs are further weighted by
approximations of a sinusoid (5 : 7 : 5) and summed to generate the final
quadrature output.
The output of TIA1 has 8 IF-outputs with equidistant phases, i.e. 0 to
315 with 45 step. Weighting and summing the three adjacent phase outputs
of the first stage via the second-stage weighting factors of 5 : 7 : 5 results in a
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Fig. 3. (a) Block diagram of a traditional HR mixer, and (b) its vector diagram.
, it is about 0.12, showing actually plays a much
larger role in determining . For , the coefficient of
is even smaller.
Besides delivering low impedance, this topology (Fig. 2) can
also bring two other advantages exploited in some narrowband
receivers [22]–[24]: 1) good in-band linearity in the I-V con-
version due to the negative feedback; 2) low 1/f noise from the
mixer switches working in the linear region which carry little
DC current. This work [17] exploits this topology in a wideband
receiver to enhance out-of-band linearity. If the LPF suppresses
the OBI well, the main contributor to the OB nonlinearity will
come from the V-I conversion of the LNTA, which can be quite
linear as we will see later.
Although voltage amplification is avoided at RF, if the
transconductance of LNTA is big, the receiver-input-referred
noise of the following stages, i.e., mixer and TIA, can be
relatively small, so that the overall receiver NF can still be
good and dominated by LNTA itself. As an example, the whole
receiver in [24] achieves an NF of 2.2 dB based on a similar
topology but in a narrowband configuration.
III. TWO-STAGE POLYPHASE HARMONIC REJECTION
The low-pass blocker filtering technique presented in the pre-
vious section acts after mixing, so it cannot prevent the har-
monic mixing already occurring in the mixer stage. It is known
that using balanced LO can suppress all even-order harmonics.
To also suppress odd-order harmonics, harmonic-rejection (HR)
mixers using multi-phase square-wave LOs driving parallel op-
erating mixers have been proposed before [15], [16]. Fig. 3(a)
shows an example, where the weighted current outputs add up
to approximate mixing with a sine-wave LO. The combination
of an amplitude ratio of 1: :1 and an 8-phase LO4 (equidistant
45 ) can reject the third and fifth harmonics, as shown in the
4Using more LO phases can reject more harmonics, but it complicates LO
generation.
Fig. 4. Chip block diagram implementing the two-stage polyphase HR and the
low-pass blocker filtering.
vector diagram of Fig. 3(b). The seventh harmonic is not re-
jected and still needs to be removed by filtering, but the filter re-
quirement is strongly relaxed compared to the case of a normal
I/Q mixer whose first un-rejected harmonic is the third order.
However, the achievable HR ratio is limited by the accuracy of
the amplitude ratios and the LO phases.
To achieve high HR ratio we need to accurately implement the
desired weighting ratios, in this case the irrational ratio 1:
accurately on chip. There are at least two challenges here: 1)
realizing the right nominal (average) ratio; 2) keeping random
variations due to mismatch small enough. To address these is-
sues we propose a two-stage polyphase HR concept (see Fig. 4)
in which two-stage iterative weighting and summing results in
much higher HR than traditional HR mixers with only one stage.
We will show that this iterative weighting results in a small
product of relative errors for random variations, whereas the use
of suitably chosen integer ratios results in sufficient accuracy to
achieve a HR well above 60 dB.
A. Block Diagram
Fig. 4 shows the block diagram of the two-stage polyphase
HR system, implemented on chip. The irrational ratio 1: :1 is
realized in two iterative steps with integer ratios: a first step with
2:3:2 and a second step with 5:7:5. The first-stage weighting is
realized via 7 unit-LNTAs interconnected in 3 parallel groups
to form the 2:3:2 ratio. The second-stage weighting is realized
via a baseband resistor network “R-net” between the TIA1 and
TIA2 stages. The 5:7:5 amplitude ratio corresponds to the 7:5:7
resistance ratio. The passive mixer array is driven by 8-phase
1/8-duty-cycle (non-overlapping) LO. Via the combination of
the LNTA, mixer and TIA with LPF, the first voltage gain oc-
curs at baseband after LPF for good OB linearity. Since har-
monics can be as strong as blockers, it is important to have sig-
nificant HR before the first voltage gain, especially because the
antiblocker filtering does not reduce harmonic images close to
harmonics of the LO, as shown in (1). The additional more ac-
curate HR follows in the second stage, aiming to bring residual
harmonic images below the noise floor.
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Figure 2.17: 2-Stage HR Mixing from [6]
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Fig. 5. Weighting factors for the first-stage HR outputs versus time.
Fig. 6. Approximation of 1: :1 as 29:41:29 via integer ratios.
Fig. 7. Error reduction principle in the two-stage polyphase HR (error
becomes a much maller product of errors: ).
B. Working Principle
We will now show how we accurately approximate 1: :1
via 2:3:2 and 5:7:5. A key point is that the output of the TIA1
stage has 8 IF-outputs with equidistant phases, i.e., 0 to 315
with 45 step, instead of the conventional 4 phases, i.e., quadra-
ture. This enables iterative HR by adding a second stage. Fig. 5
shows the weighting factor for the 8 outputs of the first-stage
HR versus time (t) for one complete period of the LO (T). If we
weight and sum three adjacent-phase outputs of the first-stage
HR via the second-stage weighting factors 5:7:5, as shown in
Fig. 6, we find 29:41:29. The ratio 41:29 is equal to 1.4138,
which represents only a 0.028% error from . This amplitude
error corresponds to a HR ratio of more than 77 dB, if no phase
error.
The two-stage polyphase HR not only can approximate
1: :1 very closely, but it is also robust to amplitude mis-
match, as illustrated in Fig. 7 via vector diagrams of the two
stages. It shows how, for the desired signal, polyphase contri-
butions from three paths add up, while for the third and fifth
harmonics, they cancel nominally. Assume now that the error
in realizing dominates and model it as a relative error for
the first stage and for the second stage. Also for simplicity,
assume that the desired signal and the third and fifth harmonics
Fig. 8. A block diagram showing the concept of adaptive interference
cancelling.
are equally strong at the receiver input and neglect the relative
strength of different LO harmonics due to a certain LO duty
cycle. After the first stage, the desired signal is multiplied by
and the third and fifth harmonics by ,
leading to a relative error (interference-to-signal ratio) of if
. For the second stage the same derivation holds. As the
two stages are cascaded, the product of the gains determines
the result, i.e., the total gain for the desired signal becomes
and for the third and fifth
harmonics it is . This renders a total relative
error (interference-to-signal ratio) of
(4)
if and . Therefore, the total relative error is the
product of the relative errors for the two stages, and .
If the second stage has an error , ideally this improves
HR by , i.e., 46 dB, which has also been confirmed by
simulation.
Please note that the product of errors, as shown in (4), holds
for both third and fifth harmonics. Moreover, it not just works
for mismatch induced errors but for any amplitude errors, e.g.,
errors introduced by parasitic capacitance or finite LNTA output
impedance.
Theoretically, more than two stages can achieve even better
amplitude accuracy, but practically phase accuracy will often
dominate. To also address the phase error, next we will propose
an alternative HR concept that exploits digital techniques.
IV. DIGITALLY ENHANCED HARMONIC REJECTION
Even for the concept proposed in the previous section, the HR
performance can still be limited by the amplitude and especially
phase mismatches between the paths. In this section, we propose
a digitally enhanced HR architecture exploiting digital adaptive
interference cancelling (AIC). Simply put, this concept adapts
an estimate of the third or fifth order harmonic image in such a
way that after subtraction from the received signal the HR ratio
is increased.
The AIC concept is shown in Fig. 8: the interference estimate,
v(n), is aligned (in phase and amplitude) with the interference in
the received signal, r(n), by an adaptive digital equalizer. Thus,
the equalizer removes the amplitude and phase differences of
the interference between v(n) and r(n). The equalized interfer-
ence estimate is subtracted from the received signal, which can-
cels the interference and produces the output signal, e(n).
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Figure 2.18: 2-Stage HR Mixing fr m [6]
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better approximation to a sine wave of 29: 41: 29, as shown in Fig. 2.18. The
3rd HR ratio for this is in excess of 77 dB. Thus, despite starting from poor
approximations to sine weights in the first and second stages, this technique
achieves a very precise sine wave. Another way of looking at this is that
the gain errors in the implementation of sine-weights in the first and second
stages cause a much smaller degradation in the HR ratios. In the absence of
phase errors in the multi-phase LO, the HR performance for this technique is
determined by the product of gain errors in the first and second stages, which
is smaller than the gain error in either of the stages.
The phase errors, however, do not benefit from the 2-stage mixing.
The phase error in the multi-phase LO generation directly impacts the HR
performance similar to a conventional HRM. This ultimately limits the HR
performance achievable using this technique. In order to reduce the phase
error in multi-phase LO generation large W/L ratios are necessary in the
flip-flops and drivers generating the multi-phase clock. Since multi-phase LO
generation happens at a high clock frequency, a substantial dynamic current
is consumed. Thus, this technique too suffers from the trade-offs similar to a
conventional HRM with respect to phase errors.
2.4.3 Calibration using Analog knobs
Greenberg et al. use programmability in the analog section of the
HRM to finely adjust the gain/phase of the multi-phase LO in [7]. However,
this approach requires a calibration signal to find the gain/phase errors in a
36
Figure 2.19: Receiver Architecture used in [7]
particular chip. The architecture of the receiver used in [7] is shown in Fig.
2.19. An auxiliary PLL is used to generate a pilot tone that is injected prior
to the mixer in the signal chain. Phase of the multi-phase LO is adjusted in
the analog domain to cancel the phase errors due to device mismatches. The
duty-cycle of the LO is also adjusted for improved rejection of even harmonics.
[49] presented another such calibration based solution.
In addition to the hardware complexity, a key concern with such a
calibration scheme is the drift of gain/phase errors with temperature. For
a television receiver, the reception is continuous in time. In other words, the
receiver can be processing the TV signal continuously for several hours. During
this time, the temperature of the receiver can change significantly. Also, pilot
signal cannot be injected in the meantime, as it can cause interference to the
TV signal being watched. Hence, it is important that the drift in gain/phase
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Fig. 9. A system-level block diagram of the analog front-end, the interference estimate generation and the AIC. The equalizer of the AIC is shown in grey.
Fig. 9 shows a system-level block diagram of the proposed
system. The analog front-end used is identical to the first stage
of the two-stage analog HR architecture proposed earlier. It pro-
duces four fully differential signals, which are converted into the
digital domain using four A/D converters, to form signals ,
, and The HR of the analog down-mixer, typically
in the range of 30 to 40 dB, reduces the required dynamic range
of the aforementioned A/D converters.
Two complex-valued IQ pairs are formed using the four real-
valued baseband signals:
where can be considered as the received signal and
is an additional I/Q pair, needed to generate the interference
estimate.
The baseband signals, , , and , produced by
the analog front-end are subject to component mismatches and
LO timing errors, which cause amplitude and phase uncertainty.
As a result, the amplitude and phase difference between the re-
ceived signal, r(n), and the interference estimate, v(n), are sub-
ject to this uncertainty.
Perfect cancelling of the interference requires two conditions
to be met: first, the interference estimate must be a perfect rep-
resentation of the interference and second, the amplitude and
phase difference between the interference estimate and the in-
terference in the received signal must be completely removed
by the equalizer.
Given the above, the equalizer must be adaptive to be able to
cope with the uncertainty in the phase and amplitude in order to
obtain the maximum amount of interference canceling.
The equalizer consists of two single-tap FIR filters, which
are formed by the complex coefficients, , and the two
associated multipliers shown in the grey portion of Fig. 9. The
coefficients are adapted by applying the power-normalized LMS
algorithm [25].
For the single interferer case (only a third or fifth order har-
monic image is present), the signal-to-interference ratio (SIR)
TABLE I
THE NORMALIZED (TO THE DESIRED SIGNAL) RF-TO-BASEBAND TRANSFER
CHARACTERISTICS OF , AND THE INTERFERENCE ESTIMATE
at the output, e(n), of the digital AIC stage is determined by the
inverse SIR of the interference estimate, v(n) [26]:
(5)
To maximize the SIR at the output of the canceller, the SIR
of the interference estimate must be minimized. Therefore, the
aim is to generate an interference estimate that contains the least
amount of desired signal energy and the maximum amount of
harmonic image energy.
A. Generating the Interference Estimate
The analog baseband outputs of the front-end, , ,
and , are formed by 8-phase 1/8-period-shifted LO wave-
forms that approximate a sinusoid, as explained in Section III.
An N/8-period time shift results in a phase shift for the
desired signal and three and five times as much for the third and
fifth harmonic images.5 This property is exploited in the gener-
ation of the interference estimate.
Considering only the relatively large (6%) approximation
error of 1: :1 by 2:3:2 (weighting ratio of the three LNTAs),
the theoretical RF-to-baseband gain and rotation of the desired
and third and fifth order signals are given in Table I. For
instance, it shows that the third harmonic image is attenuated
by dB, with respect to the desired
signal.
5A time-shift is a linear phase operation. Thus, the resulting phase shift scales
linearly with frequency.
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Figure 2.20: Adaptive Interference Cancellation from [8–10]
errors be small enough through out the temperature range, which in itself is
a significant challenge.
2.4.4 Adaptive Interference Cancellation
Adaptive algorithms in the digital domain to achieve better HR per-
formance are discussed in [8, 9]. In [10], the concepts of adaptive interference
cancellation are applied for improved HR performance in a 400-to-900 MHz
software-defined radio receiver. The block diagram of the implementation pre-
sented in [10] is shown in Fig. 2.20.
The analog front-end use is identical to the first stage of the two stage
HR mixing shown i Fig. 2.17. It produces four differential signals, which are
co verted into the digi al domain using four A/D converters. The HR for the
analog down-conv rsion mixer is i 30-40 dB range. The gain/phase errors in
the dow -co version HRM ca s the desired signal in r(n) to be corru ted by
38
RU et al.: DIGITALLY ENHANCED SOFTWARE-DEFINED RADIO RECEIVER ROBUST TO OUT-OF-BAND INTERFERENCE 3363
Fig. 5. Weighting factors for the first-stage HR outputs versus time.
Fig. 6. Approximation of 1: :1 as 29:41:29 via integer ratios.
Fig. 7. Error reduction principle in the two-stage polyphase HR (error
becomes a much smaller product of errors: ).
B. Working Principle
We will now show how we accurately approximate 1: :1
via 2:3:2 and 5:7:5. A key point is that the output of the TIA1
stage has 8 IF-outputs with equidistant phases, i.e., 0 to 315
with 45 step, instead of the conventional 4 phases, i.e., quadra-
ture. This enables iterative HR by adding a second stage. Fig. 5
shows the weighting factor for the 8 outputs of the first-stage
HR versus time (t) for one complete period of the LO (T). If we
weight and sum three adjacent-phase outputs of the first-stage
HR via the second-stage weighting factors 5:7:5, as shown in
Fig. 6, we find 29:41:29. The ratio 41:29 is equal to 1.4138,
which represents only a 0.028% error from . This amplitude
error corresponds to a HR ratio of more than 77 dB, if no phase
error.
The two-stage polyphase HR not only can approximate
1: :1 very closely, but it is also robust to amplitude mis-
match, as illustrated in Fig. 7 via vector diagrams of the two
stages. It shows how, for the desired signal, polyphase contri-
butions from three paths add up, while for the third and fifth
harmonics, they cancel nominally. Assume now that the error
in realizing dominates and model it as a relative error for
the first stage and for the second stage. Also for simplicity,
assume that the desired signal and the third and fifth harmonics
Fig. 8. A block diagram showing the concept of adaptive interference
cancelling.
are equally strong at the receiver input and neglect the relative
strength of different LO harmonics due to a certain LO duty
cycle. After the first stage, the desired signal is multiplied by
and the third and fifth harmonics by ,
leading to a relative error (interference-to-signal ratio) of if
. For the second stage the same derivation holds. As the
two stages are cascaded, the product of the gains determines
the result, i.e., the total gain for the desired signal becomes
and for the third and fifth
harmonics it is . This renders a total relative
error (interference-to-signal ratio) of
(4)
if and . Therefore, the total relative error is the
product of the relative errors for the two stages, and .
If the second stage has an error , ideally this improves
HR by , i.e., 46 dB, which has also been confirmed by
simulation.
Please note that the product of errors, as shown in (4), holds
for both third and fifth harmonics. Moreover, it not just works
for mismatch induced errors but for any amplitude errors, e.g.,
errors introduced by parasitic capacitance or finite LNTA output
impedance.
Theoretically, more than two stages can achieve even better
amplitude accuracy, but practically phase accuracy will often
dominate. To also address the phase error, next we will propose
an alternative HR concept that exploits digital techniques.
IV. DIGITALLY ENHANCED HARMONIC REJECTION
Even for the concept proposed in the previous section, the HR
performance can still be limited by the amplitude and especially
phase mismatches between the paths. In this section, we propose
a digitally enhanced HR architecture exploiting digital adaptive
interference cancelling (AIC). Simply put, this concept adapts
an estimate of the third or fifth order harmonic image in such a
way that after subtraction from the received signal the HR ratio
is increased.
The AIC concept is shown in Fig. 8: the interference estimate,
v(n), is aligned (in phase and amplitude) with the interference in
the received signal, r(n), by an adaptive digital equalizer. Thus,
the equalizer removes the amplitude and phase differences of
the interference between v(n) and r(n). The equalized interfer-
ence estimate is subtracted from the received signal, which can-
cels the interference and produces the output signal, e(n).
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Figure 2.21: Concept of Adaptive Interference Cancellation from [8–10]
interferer from around the LO harmonic. The adaptive interference canceler
concept shown in Fig. 2.21, subtracts an estimate of the interferer v(n), from
r(n). The equalizer consists of two single-tap FIR filters, which are formed by
complex coefficients, w1 and w2 and the multipliers shown in Fig. 2.20. The
coefficients are adapted using the LMS algorithm. This technique achieves
a rejection of 80 dB [10], for a single LO harmonic (either the third or the
fifth but not both) by correcting both amplitude and phase of that harmonic
image. It does not achieve additional rejection for the other harmonic image.
The rejection for the other harmonic is determined by gain/phase errors in the
analog portion of the HRM, which is in the 30-40 dB range. Even harmonic
rejection is also not improved through the digital ACI.
Application of this technique to a wideband system like television is
at least difficult for the following reasons. Firstly, the input frequency range
for television spa s from 48-860 MHz. The ratio between the maximum to
the minimum frequency is 17X. This implies that harmonics other than 3rd
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and 5th can fall in-band for several TV channels. In other words, better HR
performance is needed not just for the 3rd or 5th harmonics but for higher
order harmonics as well. Secondly, simultaneous presence of interferers around
both 3rd and 5th harmonics is very much a possibility for systems like Cable
television where the input frequency range from 48-860 MHz is continuously
loaded with 130 TV channels. In order to achieve better HR performance
simultaneously for all harmonics (up to 17th), this technique of digital ACI will
require a much more complex algorithm to subtract all the interferers from the
corrupted desired signal. Secondly, a large number of A/D converters will be
needed to digitize all the relevant multi-phase outputs of the mixer. This will
cause a significant increase in power dissipation of the receiver making this
approach unattractive.
2.5 Conclusions
In this chapter, we presented the evolution in the architecture of wide-
band receiver to solve the LO HR problem. We identified the trend in the
architecture evolution to be towards lowering the total cost of receiver. We
discussed the importance of a HRM that achieves a higher level of harmonic
rejection in lowering the cost. We described the HRM concept and examined
the trade-offs involved in achieving a higher level of HR. Finally, we described




N-Phase HRM with NLO Clock
3.1 Concept
The concept used in this technique is shown in Fig. 3.1. Multi-phase IF
outputs are generated by multiplying the RF signal with a clock, called master
LO, having N times the desired LO frequency and rotating the product to
obtain N IF outputs through the rotational switch S. The switch S transitions
from one IF output to the next only when there is no signal through it. This
reduces the sensitivity to the noise introduced by the switch and the phase
errors caused by multiplication. The low frequency IF signals after down-
conversion at IF0 − IFN−1, are then scaled by weights proportional to sine
wave samples and summed to produce the final IFout, where all LO harmonics
except mN ± 1 are rejected (m being any integer).
3.2 RF Section Implementation and Operation
In the multi-phase mixer shown in Fig. 3.2, RF transconductor current
is cyclically rotated to the N IF ports, through master LO transistors, MP −
MN , and rotational switches, RP0−RPN−1 and RN0−RNN−1. Only a single

























RF Section IF Section 
Figure 3.1: Concept of rotational HRM.
the N IF ports for (1/N)th of the time period of LO. During the positive and
negative phases of NLO, RF transconductor current flows through the paths
via MP−RPk and MN−RNk to an IFk, respectively. Rotation of RF current
to IFk+1, continues in the next cycle of NLO through RPk+1 and RNk+1. The
transitions at the gates of rotational switches happen only when they carry no
instantaneous current. An N -stage shift register having master-slave flip-flops
is used to generate the rotational pulses. Gating signals for RP0 − RPN−1
and RN0 − RNN−1 are triggered off of the falling edges of NLOp and NLOn
respectively as shown in Fig. 3.3.
The operation of this rotational arrangement is equivalent to multi-
plying the RF signal by 1/N duty cycle rectangular waveforms that are time-
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Figure 3.5: Circuit Implementation of Multi-phase LO generation.
(R) provide the low-pass filtering needed for the mixer in Fig. 3.2.
3.2.1 Multi-phase LO generation
Circuit to realize the gating signals for RP0−RPN−1 and RN0−RNN−1
is shown in Fig. 3.5. Firstly, the NLO clock is divided by N . The divided
output (point A in Fig. 3.5) is retimed and delayed further by a period of
NLO clock by a D flip-flop to generate the output C. Outputs B and C are
nanded to generate a pulse whose width is one period of the NLO clock. This
pulse is then loaded onto a N stage shift register comprised of master-slave
dynamic latches as shown. The outputs of master and slave latches drive the
gates of RP0 −RPN−1 and RN0 −RNN−1 respectively.
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3.3 Non-idealities: Mismatches
Device mismatches in the master LO transistors modulate the pulse
widths of instantaneous currents through MP and MN , shown as ip and in,
in Fig. 3.2. If the current pulse ip widens due to mismatches, then in narrows
by an equal amount. But the sum of ip and in, has the same pulse width as in
the case without mismatches. The period of conduction of RF signal current
to any IF port and hence the conversion gain, is unaffected by these transistor
mismatches. Since the delay caused by mismatches in the time of conduction
is the same for every IF output, there is no relative phase shift between signals
at any two IF ports (Fig. 3.4). Thus, device mismatches do not cause any
phase or gain errors. Gates of rotational transistors are biased such that at
the time of conduction, they merely serve as cascodes (Fig. 3.2). This reduces
the phase and gain errors caused by mismatches in these transistors.
3.4 IF Section Implementation and Operation
The IF section weights the multi-phase mixer outputs with samples of
Cosine and Sine waves and sums them to generate I and Q outputs respectively.
The functionality of IF section can be expressed as in (3.1) ,
[
aN/4 aN/4+1 . . . aN/4−1
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Figure 3.7: A simplified equivalent model for the mixer.
is obtained by using the above sine wave coefficients, shifted by N/4. Imple-
mentation of the IF section is shown in Fig. 3.6. Multi-phase mixer outputs
are buffered through super source-followers. Substantial loop gain is available
for negative feedback of this buffer in these unity-gain buffers at the low IF
frequency. This significantly reduces gain and phase errors. Gains propor-
tional to sine wave coefficients are set by conductances proportional to sine
wave samples.
3.5 Thermal Noise Performance
Noise for this mixer is dominated by the noise of the RF transconductor.
The functionality of RF and IF sections can be combined into an equivalent
model for the mixer as shown in Fig. 3.7. Signal at the RF port of the







Figure 3.8: Noise of the RF transconductor.
and low-pass filtered to generate the I (or Q) outputs. In order to facilitate
the noise analysis of the RF transconductor, a simplified model as shown
in Fig. 3.8 is used. The noise of the RF transconductor is modeled as a
voltage source in series with the gate of the RF transconductor. Its double-






is the transconductance and γ in the excess noise factor. γ equals 2/3 for
long channel MOSFETs [50], but could be higher for shorter channel lengths
[51–54]. The RF transconductor’s white noise is frequency translated by the
harmonics and fundamental of ILO(t) + jQLO(t). Fourier series expansion of
this gives:




Thus, the noise PSD at the output is higher than the contribution from
the fundamental component alone. The noise PSD after multiplication of RF
with ILO(t) + jQLO(t) is given by (3.3). If | ILO(t) + jQLO(t) |= 1, the term
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in parenthesis equals 1 by Rayleigh’s energy theorem [55].
ˆi2out = 2kTγgm × (
∞∑
−∞
| cn |2) = 2kTγgm (3.3)
But the desired signal at the output is only due to the frequency trans-
lation from the fundamental. Thus, if the RF input signal voltage is cos(ωRF t)
then after down-conversion and low-pass filtering the current at the output is
given by the following equation.














in parenthesis is because only either the positive or negative
side-band of the RF signal is down-converted to the IF frequency and the term
sinc( 1
N
) is the fundamental component of ILO(t)+jQLO(t). The ratio between
the power of the down-converted signal at the output and the power of the RF
voltage signal at the input, represents the conversion transconductance due to
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Figure 3.9: Comparison with noise performance of square-wave mixer.
The equivalent input referred noise PSD is obtained by dividing the















It is insightful to compare this noise, with that of a conventional square-
wave mixer of the same total transconductor. A similar analysis shows that for
a square-wave mixer with 50% duty-cycle LO as shown in Fig. 3.9, the input







. For N = 16, the noise of
the proposed mixer is smaller a factor of π
4
2
or 3.9 dB [23]. 0.9 dB of this
difference is because noise of the RF transconductor around the 3rd, 5th, 7th. . .







































Figure 3.10: Quadrature generation using a single multi-phase mixer.
frequencies. The rest (3 dB) is because the noise of the RF transconductor
from the image frequency does not appear at the desired complex IF output.
3.6 Insight into the Thermal Noise Benefit
In order to illustrate the 3 dB benefit outlined in the earlier section,
it is useful to look at the two ways quadrature outputs can be generated in
harmonic rejection mixers. In Fig. 3.10, a single multi-phase mixers is used.
The other approach for generating quadrature using two distinct multi-phase
mixers is shown in Fig. 3.11. For the first approach shown in Fig. 3.10, the RF
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transconductance used in the multi-phase mixer is Gm. The RF transconduc-
tor current is multiplied by 1/N duty-cycle rectangular waveforms and passed
through low pass filters (R and C) to generate N multi-phase IF outputs. The
multi-phase mixer outputs are weighted with samples of cosine (aN/4 . . . aN/4−1)
and sine (a0 . . . aN−1) waves to generate I and Q outputs, respectively (Iout and
Qout in Fig. 3.10). The noise of the RF transconductor is modeled as a voltage
source in series with the gate as shown. Upon multiplication with 1/N duty
cycle waveforms, the RF transconductors noise is frequency translated and
appears at Iout and Qout. However, the noise from both the desired and image
frequencies (LO+IF and LO-IF respectively) appears at each of Iout and Qout.
But RF transconductor’s noise at Iout and Qout is correlated with each other.
Hence, at Iout + jQout the noise from the image frequency is separated from
the desired. If the double sided PSD of noise at Iout and Qout is N/2, the PSD
of noise at Iout + jQout is N .
In order to facilitate comparison, the second approach shown in Fig.
3.11, uses the same total transconductance current. Thus, each of the two
multi-phase mixers uses an RF transcondutance of Gm/2. Also, the gain of
this mixer is kept the same as in the earlier case. Thus, the RF transcon-
ductor’s current after multiplication with 1/N duty-cycle waveforms flows to
mixer load comprised of 2R and C/2. The same sine and cosine weights are
used to generate I and Q outputs, as in the earlier case. The voltage noise
PSD of each of the RF transconductors is 2X that of the noise PSD of the























































































Figure 3.12: Conversion Gain in the RF section of the mixer.
transconductors takes only half the current. Since the gain to each of Iout
and Qout is the same as in the earlier case, the double sided PSD at Iout is N
(half of the noise PSD of the RF transconductor as in the earlier case). Since
the noise of the two RF transconductors is not correlated, at Iout + jQout the
double sided noise PSD is 2N . This is 2X (or 3 dB) more than the noise of
the earlier case despite the same total RF current being used here and the two
schemes having identical gains.
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3.7 Conversion Gain and IIP3
3.7.1 Gain in the RF section
The conversion gain definition for a multi-phase mixer is ambiguous
given that signals are present in different phases at its outputs. It is useful
to define the gain as the ratio of the sinusoidal signal amplitude at any of
the single ended multi-phase outputs to the sinusoidal signal amplitude at the
differential RF input (GRF ) . Fig. 3.12 shows a single balanced mixer with
signals at the RF and IF port of the mixer. Since the actual implementation
is double balanced, the peak signal at the input of the RF transconductor is





The RF current in the transconductor is effectively multiplied by 1/N
duty-cycle rectangular waveforms, as shown in section 3.2. Thus, the IF signal
obtained after frequency translation is related to the RF input in accordance
with (3.10) below. Gmrefers to the transconductance of the RF transcon-
ductor and RLis the load resistance. The term in square parenthesis is the
fundamental component of the 1/N duty-cycle multiplying waveform.







































Figure 3.13: Conversion Gain in the IF section of the mixer.
In this design, for N = 16, GRF is about 6 dB. To put this in perspec-
tive, signals at IF0, IF4, IF8 and IF12 have 0
o, 90o, 180o and 270o as their
relative phases respectively. At IF0− IF8 and IF4− IF12, we have quadrature
outputs similar to a Gilbert-cell type active square-wave quadrature mixer.
Complex signal at this quadrature output has an equivalent gain of 15 dB (=
6 + 6 + 3 dB) from the differential RF port of the mixer. This is a reasonable
gain for a power supply of 2.7 V and mixer IIP3 of 12 dBm.
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3.7.2 Gain in the IF section
IF section weights the multi-phase mixer outputs with samples of cosine
and sine waves to generate I and Q outputs respectively as per 3.1. The
realization of one of I (or Q) outputs is shown in Fig. 3.13 for the case of
N = 6. To be consistent with the RF section, the Gain in the IF section (GIF )
is defined as the ratio of sinusoidal signal amplitude after the sine-weighted
sum (AIFO) to the sinusoidal signal amplitude at any of the multi-phase mixer








v(IFk)ak = v(IFout). (3.12)
The phase shift between adjacent IF outputs is 2π
N
. So the samples of v(IFk)
lie on a sine wave that completes one period on the k axis (k = 0 to k = N−1).















where θ is the phase of v(IF0) at time t and is function of time and akmax is
the maximum value of ak. The maximum of v(IFout) occurs for θ = 0 and
equals AIFO. Thus,
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The complex gain of the mixer including both the gains in the RF and
IF sections is 3 dB higher than the product of GRF and GIF . This is because
the signal at the quadrature outputs adds to the desired signal power by 3 dB.









For different values of N , the complex gain (Gtot) has only a small
variation if by design akmaxRL is roughly kept a constant.
3.7.3 IIP3
IIP3 for this mixer is largely determined by the RF transconductor.
Source degeneration is used to achieve better IIP3 for the same available gate
over-drive voltage. The pole frequency at the common-source of the rotational
transistors is greater than 5 GHz and has a negligible effect on the overall
linearity of the mixer.
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3.8 Flicker Noise Upconversion
Techniques to cancel flicker noise in active square-wave LO mixers
through dynamic current injection [56] and as common-mode [57] have been
presented. In this mixer, flicker noise cancels at the single-ended output.
Flicker noise of the master LO transistors (Fig. 3.2) can be modeled
as a slowly varying voltage source in series with the gate. Similar to the effect
of device mismatches in master LO transistors, flicker noise does not affect
the duration of current flowing into any IF output. Hence, the average value
of the current flowing into any IF output is not affected. This rejects flicker
noise at the single-ended IF output for this mixer. However, as shown in the
Fig. 3.2, the switching instant of the master LO differential pair is altered by
the instantaneous value of flicker noise. If vnf (t) represents the instantaneous
value of flicker noise modeled as a voltage source in series with the gate, then
switching instant changes by ∆t =
vnf (t)
S
, where S is the slope of the differential
NLO clock. Equivalently, as shown in Fig. 3.7, flicker noise of the master LO
transistors modulates the phase of effective LO waveform or in other words it
appears as LO phase noise. Simulations show that for a slope, S, of 30 GV/s
and at an LO frequency of 300 MHz, the phase noise arising from the flicker
noise in master LO transistors is much smaller than -160 dBc/Hz at 1 kHz
offset. For TV applications, the low frequency phase noise is dominated by
contributors from the frequency synthesiser generating LO and contribution
from this mechanism is negligibly small. Rotational switches do not add flicker
noise as they act as mere cascodes. For this design, flicker noise is dominated
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by devices in the IF section. But large device areas can be used at relatively
small bandwidth penalty in applications where low flicker noise is critical.
3.9 IIP2 and IR
IIP2 for a mixer is measured by applying two tones at the RF input of
the mixer at frequencies, f1 and f2. These tones generate an intermodulation
component, IM2, due to the second order non-linearity in the mixer’s RF
transconductor or due to self-mixing, at a frequency of f1 − f2 [58, 59]. This
IM2 component appears as common mode current in the RF transconductors.
In commutating active mixers, device mismatches in the switching pair and/or
load resistor mismatches cause the common mode IM2 component to appear
at the differential output [58]. This is one of the dominant IM2 degrading
mechanism. For this mixer, however, mismatches in the master LO transistors
do not affect the DC component of the 1/N duty cycle multiplying waveforms
in Fig. 3.4. Rotational switches function as mere cascodes. Thus, at each of
the single ended IF outputs, the IM2 component generated in the RF transcon-
ductor appears uncorrupted by transistor mismatches in the RF section of the
mixer. This IM2 component appears differentially at the output of the IF
section due to the mismatches amongst the N mixer load resistors/capacitors
and/or mismatches in the sine/cosine weighed resistors. By using large resistor
areas in the low frequency IF section, superior IIP2 performance is achieved.
Signal applied to the RF port of the mixer at a frequency of LO +
IF is downconverted by the fundamental component of the 1/N duty-cycle
61
multiplying waveform as shown in Fig. 3.4. After down-conversion it appears
at a frequency of IF with a phase of 0, 2π
N
, · · · (N−1)2π
N
at the outputs IF0, IF1,
. . .IFN−1, respectively. Mismatches in the master LO transistors or rotational
transistors do not affect the conversion gain or the relative phase between
down-converted signals at any two IF outputs (IF0−IFN−1). The multi-phase
IF outputs are cosine (or sine) weighted and summed to generate Iout (or Qout)
as per (3.1). Ideally, signals at Iout and Qout are in quadrature. The gain/phase
relationship between signals at Iout and Qout is affected by mismatches in
mixer’s load resistors/capacitors or in the sine/cosine weighted resistors. Large
resistor areas in the IF section achieves superior IR performance.
3.10 HR Performance
Given the reduced sensitivity to mismatches in the RF section, the HR
performance is primarily determined by the precision of mixer’s RC loads and
the sine/cosine weights, both implemented in the low frequency IF section. A
key benefit of this mixer, is that larger resistor areas can indeed be used to
enable better matching without paying a power or RF bandwidth penalty.
There are three components to achieving a high degree of HR perfor-
mance. Firstly, the systematic HR of the mixer should be high. Secondly, the
permissible random variation in sine weights arising from resistor mismatches
is determined by the performance specification of the system. Finally, the
















Figure 3.14: Sine/Cosine weights for N=6.
3.10.1 Systematic HR
The systematic component for HR is controlled by the precision of
the sine/cosine coefficients used to weight the multi-phase IF signals. Any
deviation from an ideal sine wave degrades systematic HR. A reasonable target
to use is to set it at the level where second order and layout dependant effects
start manifesting. In this design, the sine weights were chosen in order to have
a systematic HR better than 60 dB for all harmonics.
Ideally, if infinite precision was available in the implementation of sine /





I and Q weights respectively for k = 0 . . . N − 1. However, in a practical
implementation the sine and cosine weights will have finite precision. It is
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Table 3.1: Sine/Cosine Weights.
desirable that sine and cosine weights are generated from the same set of
values so that the systematic HR is the same on I and Q sides. Also, this will
ease the implementation as layouts can be shared between the I and Q sides.
Hence the following methodology is used for choosing sine/cosine weights: As
shown in Fig. 3.14 for the case of N = 6, N equally spaced points are chosen
symmetrically about a 45o line on a unit circle. The X and Y co-ordinates
of these points are the cosine and sine weights respectively. For every pair
of points symmetrical about the 45o line, the X and Y co-ordinates are from
the same set of values. Using this approach when N is a multiple of 4 gives
cosine weights that are N/4 shifted with respect to the sine weights. But even
when N is not a multiple of 4, this approach still yields sine/cosine weights
that are in quadrature using the same set of values as shown in Fig. 3.14. The
sine/cosine weights used in this design for N =6, 8, 12 and 16 are summarized
in Table 3.1.








Figure 3.15: Implementation of a sine weight ak.
Fig. 3.6 (1/Rk for k = 0 . . . N − 1). In order to avoid end effects in resistors,
the same unit resistor is used for the implementation of all sine/cosine weights.
The integer part represents the number of unit resistors in parallel while the
fractional part represents the number of unit resistors in series, used in the
implementation of sine weights.
3.10.2 Random HR
Random mismatches in the mixer’s load resistors (R in Fig. 3.2) and
in the conductances between the unity gain buffer and the virtual ground of
opamp on I (or Q) side (1/Rk in Fig. 3.6), causes a deviation in the value
of sine weights. Fig. 3.15 shows the implementation of a sine weight. Here,
iIFkrepresents the current flowing into any particular IF output IFk and iout
represents the weighted current flowing into the virtual ground of the opamp.









The deviation in ak is related to the deviations in the value of Gk and










As per Pelgrom’s model for random device mismatches [60, 61], the standard
deviation of the mismatch in the value of resistance is related to the area of






Thus, the use of larger resistor area reduces the random deviation in the value
of a sine weight. But semiconductor area is a precious resource. If most of
the available area is allocated to mixer’s load resistance (R), then less area is





to be higher despite ∆R
R
being small. And vice-versa is also
true. Thus, the allocation of available area between the mixer’s load resistor,
R, and Gk will determine the relative error in a sine weight. Furthermore,
the relative error in one of the sine weights might not have the same effect on
the HR performance as the same relative error on another sine weight. Hence,
in order to allocate the area efficiently we will first need to understand, how
the HR performance is affected by a given relative error in a particular sine
weight.
Fig.3.16 shows the sine weighted signals in phasor notation. In (a)





























Figure 3.16: Sine weighted signals in Phasor Notation (a) Fundamental Com-











Figure 3.17: In the presence of mismatches
the signals for the nth harmonic down-conversion. For the signals shown in
(a), the angle between adjacent phasors is 2π
N
radians. Since the phase shift
between IFk and IFk+N/2 is π radians, the phasor corresponding IFk+N/2 lies
underneath the phasor of IFk. As seen in Fig. 3.16, the horizontal components
of all the phasors add while the vertical components cancels. It can be shown





. For signals down-converted






. This causes the phasors to diverge away from each other. When
n 6= N ± 1, the phasors cancel perfectly if the sine weights are ideal. Also,
each phasor is scaled by αn. It represents the ratio of the n
th harmonic of













When the sine weights deviate from their ideal values, the phasors
no longer cancel perfectly and a residue is present as shown by αn∆anet in
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Fig. 3.17. This results in finite rejection of the signals down-converted by
the nth harmonic. Harmonic Rejection Ratio (HRn) is defined as the ratio
between the desired signal down-converted by the fundamental component to
the signal down-converted by the nth harmonic, when the same RF signal








An interesting observation here is for the hypothetical case when all sine
weights are perfect except for one with an index of m. An absolute deviation
∆a in this sine weight produces the same HRn independant of m. In other
words, the same absolute deviation in any of the sine weights produces the
same HR ratio. This is interesting because, for the same absolute deviation,
the sine weights at the peak of the sine wave have a smaller relative error
(∆ak
ak
) than the rising/falling portions of the sine wave. In other words, for the
same percentage error, the sine weights at the peak cause a worse HR ratio
than the weights in the rising/falling portions of the sine wave. Since, the area
occupied by a resistor determines the standard deviation of the relative error
as per (3.19), it is better to use larger resistor areas at the peaks of the sine
wave than at the rising/falling portions. In this design, sine weights as shown
in Table 3.1 are used. The same unit resistor is used in the implementation
of all sine weights. The integer part is realized using unit resistors in parallel.
This naturally results in larger resistor areas for the weights at the peaks of
the sine wave than at the rising/falling portions.
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But for m 6= n, E [∆am∆an]=0 as ∆am and ∆an are independent zero-









































In this design, contribution to the harmonic rejection ratio from the
mixer’s load resistor was made equal to the contribution from the conductance














a2k∑ | ak |
(3.28)




equals 19. Therefore, the area of the unit resistor used in implementing
sine/cosine weights was chosen to be 19 times smaller than the area of mixer’s
load resistor. The overall area consumed by mixer’s load resistance was 0.008
mm2 and the sine/cosine weighted resistors occupied 0.026 mm2.
3.10.3 Layout Considerations
Layout is critical to ensure that the implemented sine/cosine weights
are indeed close enough to an ideal sine wave. For instance, unaccounted
routing resistances between the unity gain buffer and the virtual ground of the
opamp can change the value of a sine weight and hence reduce the systematic
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Figure 3.18: Signals in the HRM with N=6.
be kept to a minimum through good shielding as this influences the ideal
gain/phase relationship between the multi-phase mixer outputs.
3.11 HR Insight in Space Domain
It is insightful to look at the achievement of harmonic rejection in space
domain. Fig. 3.18 shows the signals in a single balanced HRM with N = 6 for
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clarity. At the RF input of the mixer, desired signal exists at a frequency of
LO+ IF along with a blocker at a frequency of 3LO+ IF . RF currents at the
output of the transconductor are multiplied by time-shifted rectangular wave-
forms, each of duty cycle 1/6. The time shift between adjacent multiplying
waveforms in TLO/6. Since these multiplying waveforms are made of pulses of
small duty cycle, they are rich in their harmonic content. Upon multiplica-
tion of RF with multi-phase LO, the desired RF signal is frequency translated
by the fundamental component of the multiplying LO waveform whereas the
blocker gets frequency translated by the 3rd harmonic of the rectangular wave-
form. The blocker and the desired signal appear at the same IF frequency at
the outputs of the low-pass filters on IF0− IFN−1, as shown in Fig. 3.18. The
phase shift between adjacent IF outputs is given by (3.29).




Thus, for the case ofN = 6, the phase shift between adjacent IF outputs
for the desired signals is 2π/6, whereas for the blocker down-converted by the
3rd harmonic, it is three times as much and equals π. The multi-phase IF
signals are weighted by weights proportional to sine wave samples and summed
to produce the IF output.
In the space domain (along k axis) and at any given time= t, the signal
at IF in Fig. 3.18 can be written as follows
N−1∑
k=0

















v(IFk)ak = v(IF )
Figure 3.19: Harmonic Cancellation in Space Domain.
For the desired down-converted signal, the samples of v(IFk) at any
time= t lie on sine wave that completes one period along the spatial axis (k = 0
to k = N − 1). This is illustrated in Fig. 3.19. However, the samples of the
blocker at any given time= t, lie on a sine wave that completes three periods
along the spatial axis. This is due to the fact that the phase shift between
adjacent IF outputs for the blocker is three times as that of the desired signal.
Weighting the signals at IF0 − IFN−1 by values proportional to sine wave
samples is equivalent to multiplication in the space domain. But since sine
waves of two different frequencies are orthogonal, the blocker is canceled after
the sine weighted sum. This is shown in Fig. 3.19 and in Eqn. 3.31, where
















3.12 Merits and Demerits
A key advantage of this HR mixing technique is the reduced phase error
in multi-phase LO generation. Due to the reduced sensitivity to mismatches
in the master LO switching pair and rotational switches, HR performance is
primarily determined by resistor/capacitor matching in the low frequency IF
section and this enables higher HR performance. This technique thus achieves
over 52 dB of 3rd harmonic rejection. Furthermore, mismatches in master
LO transistors and rotational switches do not affect the conversion gains or
the relative phase between any of the multi-phase IF outputs, for any of the
frequency translations associated with the mixing of RF with 1/N duty cycle
multiplying waveforms. This translates to better IIP2 and IR performance as
discussed above. In order to realize the benefit of reduced sensitivity to mis-
matches in rotational and master LO transistors, it is important that signals
at the gates of rotational transistors transition when there is no current in
them. Simulations of 16-phase mixer at a NLO clock of 1.6 GHz show that it
is possible to guarantee this across PVT variation. The main drawback of this














Figure 3.20: Die Photo of N-phase HRM with NLO Clock.
3.13 Measurements and Discussion
This mixer is fabricated in 110 nm CMOS process (Fig. 3.20) as part of
a receiver. Multi-phase mixer and unity gain buffers draw 10 mA and 12 mA
respectively from 2.7 V. Multi-phase rotational pulse generation and master
clock buffering consumes 8 mA from 1.3 V with a master clock of 1.6 GHz in
16-phase mode. Less digital current is consumed for lower N. The measured
IIP3 and DSB NF of the mixer extrapolated from the receiver measurements
are 12 dBm and 11 dB respectively. The multi-phase mixer load resistors
occupy 0.008 mm2 and the sine/cosine-weighted resistors with switches, 0.026
mm2.
The measured HR ratios are summarized in Figs. 3.21, 3.22, 3.23 and
3.24. For the nth HR, the rejection is measured with RF signal applied at both
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Figure 3.21: HR3 and HR5 for N=8 at LO=200MHz
















Figure 3.22: HR3, HR5 and HR7 for N=12 at LO=150 MHz
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Figure 3.23: HR3, HR5, HR7 and HR9 for N=16 at LO=100 MHz
nLO + IF and nLO − IF frequencies, and the worse of the two rejections is
shown. For N = 8 and at LO = 200MHz, the 3rd and 5th HR ratios are
greater than 52 dB and 54 dB respectively, measured over at least 100 parts.
For N = 12 and at LO = 150MHz, the 3rd, 5th and 7th HR ratios are greater
than 52, 54 and 55 dB respectively. For N = 16 and LO = 100MHz, the
3rd, 5th, 7th and 9th HR ratios are respectively greater than 52, 60, 59 and
52 dB. In summary the 3rd HR ratio for N=6, 8, 12 and 16 is greater than
52 dB as shown in Fig. 3.24 without any calibration or trimming. The HR
measurements are summarized in the table shown in Fig. 3.25. For analog and
digital TV systems, HR in excess of 70 dB is needed. Achievement of greater
than 52 dB rejection of the 3rd harmonic implies that the pre-mixer filter needs
78

















Figure 3.24: HR3 for N=6,8,12 and 16




































Figure 3.25: Tabular Summary of HR performance of N-phase HRM with
NLO Clock.
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to attenuate the blocker around the 3rd LO harmonic only by 18 dB. This is
a considerably simpler requirement for an integrated tuner solution.
It is insightful to take a closer look at distribution of measured HR.
While the distribution of parts is spread over a wider range for certain har-
monics, for others it is not. For example, in Fig. 3.21, the third harmonic
rejection is spread between 52-60 dB for most parts whereas the fifth har-
monic rejection is spread between 60-70 dB. This is due to the difference in
the systematic HR for the two harmonics. This design could realize HR ratios
in excess of 52 dB for all harmonics by very careful layout. While this tech-
nique moved the matching requirement for HR to resistors and capacitors in
the low frequency IF section, there can still be sensitivity to mismatches in
the rotational switches of the mixer. We believe this will ultimately limit the
HR that can be obtained in this topology.
As measurements were done on the entire receiver, the flicker noise
contribution due to the mixer could not be isolated from other contributing
blocks in the IF chain. For this same reason, the IR performance of the mixer
also could not be isolated. However, measurements done on the low frequency
spot noise figure did not show dependence on the LO frequency, suggesting
that flicker noise was primarily from blocks in the IF chain.
Performance summary of the mixers is presented in the table shown
in Fig. 4.13. To the best of our knowledge, this is the first publication that
presents higher order HR statistics for a mixer with configurable number of




12 mA (ug buffers)
12 mA (opamp)
8 mA (clock generation 







unity gain buffers, 
opamp)
110 nmCMOS Technology
No. of Mixer phases 16, 12, 8 and 6 
HRN-1






>52, >54, >55, >52 dB
12 dBm




N-Phase mixer with NLO Clock
a
b HRN-1 corresponds to N=4 at LO=820 MHz
HRN-1 corresponds to N=6
Figure 3.26: Performance summary.
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phases: 16, 12, 8, and 6 for one technique while rejecting up to the 14th har-
monic. Most of the published work is on a 8 phase mixer that rejects only the
3rd and 5th harmonics. A mixer with a configurable number of mixer phases
involves considerably more design and layout complexity, than an HRM with
a fixed number of mixer phases. Higher current is consumed in the rotational
pulse generation for a mixer with variable number of phases due to the parasitic
capacitive loading of the unused stages. Also, the configurability of sine/cosine
weights in the IF section increases the potential for layout imbalances to de-
grade systematic HR. Despite this, the mixers described in this paper achieve
an HRR in excess of 52 dB for harmonics other than the (N − 1)th without
any trimming or calibration.
3.14 Conclusions
In this chapter we have we have presented a technique that achieves
significantly reduced sensitivity to mismatches in devices operating at high
frequencies. This technique is verified by a mixer fabricated in a 110 nm CMOS
process. While rejecting up to the first 14 harmonics, this mixer achieves
3rd, 5th, 7th and 9th HR ratios in excess of 52 dB, 54 dB, 55 dB and 52 dB
respectively, without any trimming or calibration. We have also discussed key
performance parameters for these mixers including gain, NF, IR, IIP2, IIP3,






The concept used in this technique is shown in Fig. 4.1. RF signal
is multiplied by differential halves (NLOp and NLOn ) of the NLO clock.
The product of RF with NLOp is rotated to N IF outputs through rotational
switch Sp. Like before, the switch Sp transitions from one IF output to the
next only when NLOp is low or when there is no signal through it (Fig. 4.2)
reducing its contribution to gain/phase errors and noise in the RF section
of the mixer. Similarly, switch Sn rotates the product of RF with NLOn to
another set of N IF outputs.
The intervals when when NLOp and NLOn are high alternate in time.
Upon multiplication of NLOp and NLOn with RF, 2N IF outputs are gener-
ated. These 2N IF outputs when interleaved have uniformly changing phase
(Fig. 4.2). The N IF outputs resulting from multiplication of NLOp and
NLOn with RF constitute the even (IF0, IF2, . . . IF2N−2) and odd (IF1, IF3, ..IF2N−1)
mixer phases. The IF section weights and sums the even IF outputs with
weights proportional to even samples of a sine wave sampled 2N times, to































Figure 4.1: Concept of 2N phase mixer
Sp connected to  IFk IFk+2 IFk+4
NLOp  
Sn connected to  IFk+1 IFk+3
NLOn  
IFk+5
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Figure 4.3: RF section of 2N-phase mixer (only single balanced mixer shown
for clarity).
IF outputs with the odd samples of a sine wave. For a M-phase HRM, the
first un-rejected harmonic is at M − 1. Therefore, at IF = IFeven + IFodd all
the harmonics till 2N − 1 are rejected. (N − 1)th harmonic rejection is thus
achieved.
4.2 Circuit Implementation and Operation of RF Sec-
tion
An implementation of the RF section of the mixer is shown in Fig. 4.3.
Here only a single balanced mixer is shown for clarity. At any given time in-
stant, when NLOp is high, the RF current of the transconductor flows through
MP and one of RP0, RP2 or RP2N−2 into one of the even IF outputs (IF0, IF2
















In the presence of mismatches












Figure 4.4: RF section functionality.
through MN and one of RN1, RN3 or RN2N−1 into one of the odd IF outputs
(IF1, IF3 or IF2N−1).
RP0-RP2N−2 and RN1-RN2N−1 constitute the rotational switches Sp
and Sn in Fig. 4.1. The gates of the rotational switches, RP0-RP2N−2 and
RN1-RN2N−1, are driven by 1/N duty cycle rectangular waveforms generated
from a shift register triggered by the falling edges of NLOp and NLOn, respec-
tively. The transitions at the gates of RP0-RP2N−2 and RN1-RN2N−1, are de-
signed to happen when they carry no current. As each of RP0, RN0, ...RN2N−1
serially receive their gating pulses, the RF transconductor current gets rotated
to the 2N IF outputs, IF0 − IF2N−1.
Thus, the operation of this rotational arrangement is equivalent to mul-
tiplying the RF current by 1/2N duty cycle rectangular waveforms that are
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Figure 4.5: Circuit of IF section.
time-shifted as shown in Fig. 4.4. Shunt capacitors (C) in parallel with load
resistors (R) provide the low-pass filtering needed for the mixer in Fig. 4.3.
4.3 IF Section Implementation
The implementation of the IF section is shown in 4.5. Here also 2N
multi-phase mixer outputs are buffered through super source-followers and
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2N Half sine weights Half cosine weights
8 [ 0 17 24 17] [ 24 17 0 −17]
10 [10.9 21.4 23.75 17 3.75] [10.9 21.4 23.75 17 3.75]
12 [6.2 17 23.2 23.2 17 6.2] [ 23.2 17 6.2 −6.2 −17 −23.2]
14 [2.67 12.75 20.33 23.83 22.67 17 7.9] [2.67 12.75 20.33 23.83 22.67 17 7.9]
Table 4.1: Sine/Cosine Weights.
weighted with 2N samples of Cosine and Sine wave and summed to generate I
and Q outputs respectively. In this design, N is programmable to have values
of 4, 5, 6 or 7. Hence, this mixer has 8, 10, 12 or 14 mixer phases.
The sine/cosine weights used in this design are shown in Table 4.1. As
before, the sine weights are implemented as conductances (1/Rk in Fig. 4.5).
The integer part represents the number of unit resistors in parallel while the
fractional part is realized using series/parallel combinations of the same unit
resistor.
4.4 Non idealities: Mismatches
In the presence of a differential mismatch in the master LO transistors,
MP-MN, (represented by Vos1 in Fig. 4.3), the pulse widths of the currents
flowing through them is affected. If S is the differential slope at the zero
crossing of the waveform, NLOp − NLOn, the time that ip − in is positive is















Figure 4.6: Impact of mismatches in NLO clock
the same amount (Fig. 4.6). Another observation is that ip’s (or in’s) pulse
width increases (or decreases) equally on both sides compared to the ideal
waveforms. Therefore, the duration between their centers remains unchanged.
Since ip flows to the even IF outputs and in flows to the odd IF out-
puts, the time of conduction of RF current to even IF outputs differs from
the time of conduction to the odd IF outputs. This has an impact on the
conversion gains for all frequency translations in the mixing operation (Fig.
4.4). If Gp represents the conversion gain of the p
th harmonic component of
the rectangular multiplying waveforms shown in Fig. 4.4, then in the presence
of mismatches:
Gp−odd = Gp−ideal (1− εp) (4.1)
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Gp−even = Gp−ideal (1 + εp) (4.2)
While the error (εp) is a function of the harmonic component (p) that is
causing the frequency translation, it is proportional to ∆t. Thus, mismatches
in the master LO transistors cause the conversion gains to the odd and even
IF outputs to differ with respect to each other for all frequency translations.
Further as discussed earlier, while the duty cycles of odd/even multi-
plying waveforms is affected by mismatches, the time duration between the
centers of the multiplying waveforms is not. This time duration equals TLO
2N
irrespective of the mismatch. Therefore, if ∠IFp,k represents the phase of the
signal at IFk down-converted by the p
th harmonic of the rectangular multi-
plying waveform, then phase relationship between adjacent IF output is the
same as in the ideal case and independent of mismatches in the master LO
transistors, as shown in (4.3).




While the above analysis focused on the mismatch between the master
LO transistors, the conclusions reached can just as well be applied to mis-
matches in the drivers of the NLOp/NLOn clock that affect its differential
duty cycle.
Transitions at the gates of the rotational switches in Fig. 4.3 are de-
signed to happen when there is no current through them. Hence, gates of the
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rotational transistors are set-up to the right voltage prior to conduction and at
the time of conduction merely serve as cascodes. Edges of the current flowing
into any IF output are determined by the edges in the NLO clock. Thus, the
mismatches in the rotational switches do not cause any significant gain/phase
errors.
4.5 Impact of Mismatches on HR Performance
Fig. 4.7a shows the down-converted signals in the HRM for the case of
N = 4, when a tone at a frequency of (N−1)LO+IF is applied at the RF input
of the mixer. This tone gets down-converted by the (N − 1)th harmonic of the
multi-phase LO and appears at a frequency of IF in the outputs IF0− IFN−1.
From (4.3), the phase shift between adjacent IF outputs equals (N − 1) 2π
2N
.
As was discussed earlier, device mismatches in the master LO switching pair
(MP-MN in Fig. 4.3) cause gain errors between the odd and even IF outputs,
but no phase error. The actual waveforms existing in IF0 − IFN−1 can be
split into ideal waveforms (in the absence of device mismatches) and error
waveforms (caused by device mismatches). Since the error only exists in the
odd (or even) IF outputs, the phase shift between adjacent error waveforms
is twice as much as the phase shift between adjacent IF outputs. This equals
2π/N in absolute value.
Looking along the k axis in Fig. 4.7b at time t, the samples of the
error waveforms, complete one period from k = 0 to k = 2N − 1. This











































v(IFk)ak = v(IF )
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Figure 4.8: LOeff spectrums for (a) 2N-phase HRM and (b) N-phase HRM
with NLO clock.
2π/N while there are N error waveforms. The error signals are weighted by
values proportional to the odd samples of a sine wave sampled 2N times. This
weighting operation followed by summation can be thought of as multiplication
followed by summation. But since two sine waves of the same frequency are
not orthogonal, the error does not go to zero after summation. In other words,
HRN−1 is proportional to the odd/even gain error for this HRM.
The reasoning presented above can be extended to the general case of
HRp, where 1 < p < 2N − 1 and p 6= N ± 1. In this case, when a signal at
a frequency of pLO + IF is present at the RF input of the mixer, it is down-
converted by the pth LO harmonic. Again, from (4.3) the phase shift between
adjacent IF outputs is p 2π
2N
. This results in the phase shift between adjacent
error waveforms being p2π
N
. Again looking along the k axis, the samples of the
error signal at any given time t, lie on a sine wave that completes p periods
along the k axis. But for this case, the samples of the error signal and the sine
weighted gains lie on sine waves of different frequencies which are orthogonal.
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Thus, the error averages to zero after the sine weighted sum. In summary,
the mismatches in the master LO switching pair do not affect the rejection at
harmonics other than p = N ± 1.
The effective LO spectrum for the 2N-phase HRM is shown in Fig.
4.8a. The gain error between the odd/even IF outputs results in imperfect
cancellation of the (N ±1)th LO harmonics, but still provides an improvement
over the (N ± 1)th HR for the N-phase mixer (shown in Fig. 4.8b)
4.6 Flicker Noise Cancellation and IIP2 Performance
While the HRM presented in Chapter 3, canceled flicker noise at the
single ended IF output, this HRM achieves flicker noise cancellation after the
sine weighted sum.
Flicker noise of the master LO switching devices, can be viewed as a
slowly varying voltage source in series with the gates of master LO transistors
[23] (Vos1) in Fig. 4.3. Depending on the instantaneous value of the noise,
transistor MP (in Fig. 4.3) conducts for a longer or shorter duration of time.
The opposite is true for transistor MN. Thus, flicker noise modulates the pulse-
widths of current through MP and MN. If the pulse-width of current through
MP gets wider, then the pulse-width of current through MN gets narrower by
an equal amount. The current through MP is rotated to the even IF outputs
and the current through MN is rotated to the odd IF outputs. The low pass
filter formed by mixer’s load R and C (Fig. 4.3) averages the current flowing
into any of IF0 − IF2N−1. Thus, the differences in pulse-widths of currents
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flowing into odd and even IF outputs gets converted to different average volt-
ages to appear on the odd and even IF outputs. After the effect of the low
pass filter, if flicker noise at any IF output at IFk can be written as vnk(t),








vnk(t) · ak +
∑
k=odd
vnk(t) · ak (4.5)





. Given that flicker noise is slowly varying with
time, the noise vnk(t) for all odd k is highly correlated and so is vnk(t) for all
even k. Hence, we can rewrite above equation as
vn−out(t) = vn−even(t) ·
∑
k=even




But since for a uniformly sampled sine wave
∑
k=even ak = 0 and
∑
k=odd ak = 0, flicker noise is canceled at the output.
Similar to the effect of flicker noise, mismatches in master LO transis-
tors alter the time of conduction to odd and even IF outputs. As discussed
in section III 4.4, conversion gain to the odd and even IF outputs is different
in the presence of mismatches in master LO transistors. Considering only the
single balanced mixer shown in Fig. 4.3, the IM2 component present in the
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RF transconductor’s current appears with different gains to the odd and even
IF outputs (p = 0 in (4.1) and (4.2)) and without any frequency translation.
Thus, if vim2−even(t) and vim2−odd(t) are the voltages developed by the IM2
component at even and odd IF outputs respectively, then the IM2 component
after the sine weighted sum, vn−out(t), goes to zero, since
∑
k=even ak = 0 and
∑
k=odd ak = 0 according to the equation below.
vn−out(t) = vim2−even(t) ·
∑
k=even




Here again, mismatches in the rotational switches are not significant
as they merely act as cascodes. Hence, the IIP2 performance is limited by
resistor/capacitor matching in the IF section. By using large resistor areas,
superior IIP2 performance is achieved.
4.7 Measurements and Discussion
The 2N-phase HRM presented is fabricated in 55 nm standard CMOS
process as part of a receiver (Fig. 4.9). The same RF mixer core can be
configured differently for N = 4, 5, 6 or 7 to produce 8, 10, 12 and 14 phases,
respectively. Multi-phase mixer and unity gain buffers draw 10 mA and 12
mA respectively from 2.8 V regulated supply. Multi-phase rotational pulse
generation and master clock buffering consumes 19 mA from 1.3 V with a
master clock of 4 GHz in the N = 4 mode. Extrapolated from the receiver













Figure 4.9: Die Photo of 2N-phase HRM with NLO Clock.
respectively. The multi-phase mixer load resistors occupy 0.008 mm2 and the
sine/cosine-weighted resistors with switches, 0.028 mm2.
Fig. 4.12a shows the measured 3rd HR ratio for 150 parts for N = 4, 5, 6
and 7. The desired channel frequencies were 820 MHz, 800 MHz, 632 MHz and
472 MHz for N = 4, 5, 6 and 7 respectively. For this measurement, interferers
were applied at both 3LO+IF and 3LO-IF and rejection was measured at
both these frequency points. The worse of the rejection between these two
measurements is shown in the Fig. 4.12a. The 3rd HR ratio for N = 5, 6 and 7
is in excess of 52 dB. This is due to the fact that the mixer’s 3rd HR for these
frequencies is determined by device matching at IF frequencies. For N = 4,
the 3rd HR ratio is in excess of 39 dB measured over 150 parts. For the mixer
presented in Section 3, the (N − 1)th harmonic rejection is only 20log(N − 1)
dB. For N = 4, this is only 10 dB. Compared to this case, the technique
presented here achieves an enhancement of about 29 dB. The dominant source
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IIP2 > 68 dBm
(a) IIP2 for N=4 at RF=862 MHz







IIP2 > 71 dBm
(b) IIP2 for N=5 at RF=682 MHz
Figure 4.10: IIP2 Histograms for N=4 and N=5
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Figure 4.11: Tabular Summary of HR performance of 2N-phase HRM with
NLO Clock.
of finite 3rd HR for N = 4 are the duty cycle errors in the differential NLO
clock. These duty cycle errors arise due to mismatches in devices operating at
RF frequencies. There is a 12 dB difference between the 3rd HR ratio for N =
5, 6 and 7 (whose HR was determined by IF matching) and for N = 4. This
validates the advantage of matching devices in the IF circuits rather than in
the RF part, for achieving higher HR performance.
Fig. 4.12b shows the 4th HR measurements for N = 4, 5, 6 and 7.
Minimum of the 4th HR ratio for N = 5 is 41 dB whereas, for N = 4, 6 and
7, the 4th HR ratio is in excess of 54 dB. This again is consistent with the
theoretical expectations from section III4.5 that (N − 1)th harmonic should
have worse rejection as the (N − 1)th HR is determined by RF matching. The
4th HR ratio for all other N is much better. The results are summarized in
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the table shown in Fig. 4.11.
The measured IIP2 performance of the mixer extrapolated from mea-
surements done on the receiver is shown in Fig. 4.10. IIP2 was measured using
Automatic Test Equipment. For N=5 and at an RF frequency of 682MHz,
the measured IIP2 over 75 parts is better than 71 dBm. For N=4 and at an
RF frequency of 862 MHz, the measured IIP2 of over 60 parts is better than
68 dBm. We believe this difference is due to layout as the configuration of the
IF section and the RF section of the mixer is different for these two value of
N.
Performance summary of the mixers is presented in the table shown
in Fig. 4.13. A mixer with a configurable number of mixer phases involves
considerably more design and layout complexity, than an HRM with a fixed
number of mixer phases. Higher current is consumed in the rotational pulse
generation for a mixer with variable number of phases due to the parasitic ca-
pacitive loading of the unused stages. Also, the configurability of sine/cosine
weights in the IF section increases the potential for layout imbalances to de-
grade systematic HR. Despite this, the mixers described in this paper achieve
an HRR in excess of 52 dB for harmonics other than the (N − 1)th without
any trimming or calibration.
4.8 Conclusions
In this chapter we have described a technique to achieve additional re-
jection of the previously un-rejected (N − 1)th LO harmonic while preserving
100






















































12 mA (ug buffers)
10 mA (opamps)
20 mA (clock generation 







unity gain buffers, 
opamp)
55 nmCMOS Technology










 Complex Gain of 
Mixer + IF section
HR3
>68 dBm
2N-Phase mixer with NLO Clock
a HRN-1 corresponds to N=4 at LO=820 MHz
Figure 4.13: Performance summary.
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the level of rejection for other harmonics. We have verified this technique by a
mixer fabricated in a 55 nm CMOS process. This mixer has a programmable
number of 8, 10, 12 or 14 mixer phases and achieves an improvement of 29 dB
for the (N−1)th LO harmonic while achieving 52 dB of rejection for the 3rd har-
monic. We have discussed the key differences in performance parameters with
respect to the mixer described in the earlier chapter. We have presented key





This dissertation addresses the key challenges in the design of a low-cost
wideband receiver. For a wideband system like television with a large input
frequency range (48-860 MHz), the problem of LO harmonic rejection is an
important one. The achievement of high level of rejection for all LO harmonics
translates to reduced pre-mixer RF filtering and low-cost solutions. We have
presented two HR mixing techniques using 1) An N-phase HRM using a NLO
clock and 2) A 2N phase HRM using a NLO clock. These techniques realize a
higher level of rejection for all relevant harmonics.
5.2 Original Contributions
• A generalized N−phase HR mixing technique is proposed that has sig-
nificantly reduced sensitivity to mismatches in devices operating at high
frequencies. Conversions gains and relative phase for all frequency trans-
lations associated with this mixing operation have this reduced sensitiv-
ity. As a consequence, this technique achieves superior HR, IIP2 and
IR performance. This active HRM also rejects the flicker noise of the
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transistors in the switching pair. This technique is verified by measured
results on silicon fabricated in 110 nm CMOS process.
• The above technique rejects the (N-1)th harmonic only by an amount of
20log(N −1) dB. A new HR mixing technique is presented that achieves
additional rejection of the previously un-rejected (N − 1)th harmonic
while preserving the level of rejection for the other harmonics. This
technique is verified by measurements done on silicon fabricated in 55
nm CMOS process.
• While the published literature has focused only on a 8-phase mixer and
the rejection of the 3rd and 5th LO harmonics, this work achieves higher
HR performance on higher order harmonics as well. In this work, we have
presented a configurable 16,12,8 and 6 phase HRM rejecting up to the
first 14 harmonics using the first technique and a mixer with configurable
14, 12 10 and 8 rejecting up to the first 12 harmonics using the second
technique. A mixer with a configurable number of mixer phases involves
considerably more design and layout complexity, than an HRM with a
fixed number of mixer phases. Despite this, the mixers described in this
work achieve HR ratios in excess of 52 dB for harmonics other than the
(N − 1)th without any trimming or calibration.
• A theoretical analysis of the key performance parameters of gain, NF,



























Figure 5.1: 2-Stage Clock-Gated HRM
5.3 Suggestions for Future Work
5.3.1 2-Stage Clock-Gated HRM
While the technique presented in [6] is limited by phase errors in achiev-
ing a higher HR performance, the clock-gated mixing techniques presented in
this dissertation do not suffer from such impairment. A further enhancement
in HR performance can be achieved by using the clock-gated mixer in a 2-stage
configuration. As shown in Fig. 5.1, RF sections of N , N -phase mixers are
















With mismatches (or flicker noise) 
in master LO transistors
Figure 5.2: A simplified equivalent model for the mixer.
At any given time, the switches S0 . . . SN−1 provide a conducting path
to N distinct IF outputs (IF0 − IFN−1). In other words, two switches do
not connect to the same IF output at the same instant. The rotation of the
RF signal occurs as follows: If at time t switches S0, S1, . . . SN−1 provide
a conductive path to IFk, IFk+1, . . . IFN−1+k respectively, then at time t +
TLO
N
switches S0, S1, . . . SN−1 connect to IFk+1, IFk+2, . . . IFN+k. The sine
weighted RF transconductor current is thus rotated to N IF outputs. As
before, the rotation happens when the switches carry no instantaneous current.
This results in reduced sensitivity to mismatches in switches and lower phase
errors in multi-phase IF generation.
5.3.1.1 HR Benefit
The equivalent model for the N-phase HRM is shown in Fig.5.2. The
signal at the RF port of the mixer is equivalently multiplied by staircase ap-
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proximations to sine/cosine waves, ILO(t) + jQLO(t), and low-pass filtered to
generate quadrature outputs. Here we will use this model for each of the N ,
N -phase HRMs to illustrate the HR benefit in the 2 stage HRM. +vRF (t)/2
and −vRF (t)/2 are the input signals at RFp and RFn in Fig. 5.1. Using the
equivalent model, the current at the outputs of each transconductor, Gmk, is
multiplied by an effective complex LO (ILOk(t) + jQLOk(t)) and low-pass fil-
tered by the mixer’s load RC. Ideally, ILO(t)+jQLO(t), has no harmonics other
than at mN±1. But in the presence of mismatches in the IF section that cause
deviations in the sine/cosine weights, ILO(t) + jQLO(t) has harmonic content.
In the analysis that follows, let us assume that ILO(t)+jQLO(t) represents the
practical case and has finite harmonic rejection. Even with the mismatches
in the IF sections, ILOk+1(t) + jQLOk+1(t) is identical toILOk(t) + jQLOk(t) in
shape but is shifted in time. This is because both ILOk(t) + jQLOk(t), and
ILOk+1(t) + jQLOk+1(t) are generated from the same IF section weights. The
time shift is TLO
N
but in the presence of mismatches in the NLO switching
pair, it deviates from this value as described in Chapter 3. For each of the N,
N-phase HRMs the mismatches in the NLO switching pair are un-correlated.
Thus, ∆k in the equation below are independent random variables.







Taking the Fourier transform on both sides, we have
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Thus, the signal at the output can be written as follows:






Gmk (ILOk(t) + jQLOk(t))
]
⊗ LPF (t) (5.4)
where LPF(t) is the impulse response of the low pass filter formed at
the mixer’s output due to R and C, and ⊗represents convolution. Taking the
Fourier transform on both sides, gives us











Using (5.3) in (5.5) gives us



















The term in square paranethesis is composed of the product of two
terms: 1) ILO0(f) + jQLO0(f) and 2)
∑N−1









Thus, the spectrum of ILO0(f)+jQLO0(f) gets shaped further by the frequency
response of the second term. If the harmonic rejection in the first term was
x dB, and the attenuation at the harmonic frequency due to the second term
term was y dB, then the total harmonic rejection for this mixing scheme will
be x + y dB. The work in this dissertation has proved that it is possible
to achieve a rejection in excess of 50 dB for the harmonic in the first term,
ILO0(f) + jQLO0(f) . The second term is affected by the mismatches in the
various sine weighted RF transconductors, Gmk and by mismatches in the
transistors of the NLO switching pair affecting ∆k. This is very similar to
the conventional HRM sensitive to gain/phase errors caused by mismatches
in devices operating at RF frequencies. It s reasonable to expect a rejection
at the harmonic frequencies of 30-40 dB from the second term [5, 34]. Thus,
this approach of could achieve an effective harmonic rejection in the 80-90 dB
range, clearly excelling the current state-of-the-art of 60 dB for the third/fifth
harmonic rejection in [6, 62].
This benefit of using the clock-gated mixing scheme presented in this
dissertation in a 2-stage configuration arises due to the significantly reduced
phase errors in this mixing scheme. Hence, in (5.2), ILOk(t) + jQLOk(t) can
simply be written as a time shifted version of ILO0(t) + jQLO0(t) for any k.
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